1

/******************************************************************************

     2

 *

     3

 *  8 1 3 9 t o o . c

     4

 *

     5

 *  EtherCAT driver for RTL8139-compatible NICs.

     6

 *

     7

 *  Authors: Florian Pose <fp@igh-essen.com>

     8

 *           Wilhelm Hagemeister <hm@igh-essen.com>

     9

 *

    10

 *  $Date$

    11

 *  $Author$

    12

 *

    13

 *  (C) Copyright IgH 2006

    14

 *  Ingenieurgemeinschaft IgH

    15

 *  Heinz-Bäcker Str. 34

    16

 *  D-45356 Essen

    17

 *  Tel.: +49 201/61 99 31

    18

 *  Fax.: +49 201/61 98 36

    19

 *  E-mail: sp@igh-essen.com

    20

 *

    21

 ******************************************************************************/

    22

    23

/*

    24

	8139too.c: A RealTek RTL-8139 Fast Ethernet driver for Linux.

    25

    26

	Maintained by Jeff Garzik <jgarzik@pobox.com>

    27

	Copyright 2000-2002 Jeff Garzik

    28

    29

	Much code comes from Donald Becker's rtl8139.c driver,

    30

	versions 1.13 and older.  This driver was originally based

    31

	on rtl8139.c version 1.07.  Header of rtl8139.c version 1.13:

    32

    33

	-----<snip>-----

    34

    35

        	Written 1997-2001 by Donald Becker.

    36

		This software may be used and distributed according to the

    37

		terms of the GNU General Public License (GPL), incorporated

    38

		herein by reference.  Drivers based on or derived from this

    39

		code fall under the GPL and must retain the authorship,

    40

		copyright and license notice.  This file is not a complete

    41

		program and may only be used when the entire operating

    42

		system is licensed under the GPL.

    43

    44

		This driver is for boards based on the RTL8129 and RTL8139

    45

		PCI ethernet chips.

    46

    47

		The author may be reached as becker@scyld.com, or C/O Scyld

    48

		Computing Corporation 410 Severn Ave., Suite 210 Annapolis

    49

		MD 21403

    50

    51

		Support and updates available at

    52

		http://www.scyld.com/network/rtl8139.html

    53

    54

		Twister-tuning table provided by Kinston

    55

		<shangh@realtek.com.tw>.

    56

    57

	-----<snip>-----

    58

    59

	This software may be used and distributed according to the terms

    60

	of the GNU General Public License, incorporated herein by reference.

    61

    62

	Contributors:

    63

    64

		Donald Becker - he wrote the original driver, kudos to him!

    65

		(but please don't e-mail him for support, this isn't his driver)

    66

    67

		Tigran Aivazian - bug fixes, skbuff free cleanup

    68

    69

		Martin Mares - suggestions for PCI cleanup

    70

    71

		David S. Miller - PCI DMA and softnet updates

    72

    73

		Ernst Gill - fixes ported from BSD driver

    74

    75

		Daniel Kobras - identified specific locations of

    76

			posted MMIO write bugginess

    77

    78

		Gerard Sharp - bug fix, testing and feedback

    79

    80

		David Ford - Rx ring wrap fix

    81

    82

		Dan DeMaggio - swapped RTL8139 cards with me, and allowed me

    83

		to find and fix a crucial bug on older chipsets.

    84

    85

		Donald Becker/Chris Butterworth/Marcus Westergren -

    86

		Noticed various Rx packet size-related buglets.

    87

    88

		Santiago Garcia Mantinan - testing and feedback

    89

    90

		Jens David - 2.2.x kernel backports

    91

    92

		Martin Dennett - incredibly helpful insight on undocumented

    93

		features of the 8139 chips

    94

    95

		Jean-Jacques Michel - bug fix

    96

    97

		Tobias Ringström - Rx interrupt status checking suggestion

    98

    99

		Andrew Morton - Clear blocked signals, avoid

   100

		buffer overrun setting current->comm.

   101

   102

		Kalle Olavi Niemitalo - Wake-on-LAN ioctls

   103

   104

		Robert Kuebel - Save kernel thread from dying on any signal.

   105

   106

	Submitting bug reports:

   107

   108

		"rtl8139-diag -mmmaaavvveefN" output

   109

		enable RTL8139_DEBUG below, and look at 'dmesg' or kernel log

   110

   111

*/

   112

   113

#define DRV_NAME	"8139too_ec"

   114

#define DRV_VERSION	"0.9.27"

   115

   116

#include <linux/config.h>

   117

#include <linux/module.h>

   118

#include <linux/kernel.h>

   119

#include <linux/compiler.h>

   120

#include <linux/pci.h>

   121

#include <linux/init.h>

   122

#include <linux/ioport.h>

   123

#include <linux/netdevice.h>

   124

#include <linux/etherdevice.h>

   125

#include <linux/rtnetlink.h>

   126

#include <linux/delay.h>

   127

#include <linux/ethtool.h>

   128

#include <linux/mii.h>

   129

#include <linux/completion.h>

   130

#include <linux/crc32.h>

   131

#include <asm/io.h>

   132

#include <asm/uaccess.h>

   133

#include <asm/irq.h>

   134

   135

/* EtherCAT >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>*/

   136

   137

#include "ecdev.h"

   138

   139

#define LIT(X) #X

   140

#define STR(X) LIT(X)

   141

   142

#define COMPILE_INFO "Revision " STR(EC_REV) \

   143

                     ", compiled by " STR(EC_USER) \

   144

                     " at " __DATE__ " " __TIME__

   145

   146

/* EtherCAT <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<*/

   147

   148

#define RTL8139_DRIVER_NAME   DRV_NAME " Fast Ethernet driver " DRV_VERSION

   149

#define PFX DRV_NAME ": "

   150

   151

/* Default Message level */

   152

#define RTL8139_DEF_MSG_ENABLE   (NETIF_MSG_DRV   | \

   153

                                 NETIF_MSG_PROBE  | \

   154

                                 NETIF_MSG_LINK)

   155

   156

   157

/* enable PIO instead of MMIO, if CONFIG_8139TOO_PIO is selected */

   158

#ifdef CONFIG_8139TOO_PIO

   159

#define USE_IO_OPS 1

   160

#endif

   161

   162

/* define to 1, 2 or 3 to enable copious debugging info */

   163

#define RTL8139_DEBUG 0

   164

   165

/* define to 1 to disable lightweight runtime debugging checks */

   166

#undef RTL8139_NDEBUG

   167

   168

   169

#if RTL8139_DEBUG

   170

/* note: prints function name for you */

   171

#  define DPRINTK(fmt, args...) printk(KERN_DEBUG "%s: " fmt, __FUNCTION__ , ## args)

   172

#else

   173

#  define DPRINTK(fmt, args...)

   174

#endif

   175

   176

#ifdef RTL8139_NDEBUG

   177

#  define assert(expr) do {} while (0)

   178

#else

   179

#  define assert(expr) \

   180

        if(unlikely(!(expr))) {				        \

   181

        printk(KERN_ERR "Assertion failed! %s,%s,%s,line=%d\n",	\

   182

        #expr,__FILE__,__FUNCTION__,__LINE__);		        \

   183

        }

   184

#endif

   185

   186

   187

/* A few user-configurable values. */

   188

/* media options */

   189

#define MAX_UNITS 8

   190

static int media[MAX_UNITS] = {-1, -1, -1, -1, -1, -1, -1, -1};

   191

static int full_duplex[MAX_UNITS] = {-1, -1, -1, -1, -1, -1, -1, -1};

   192

   193

/* Maximum number of multicast addresses to filter (vs. Rx-all-multicast).

   194

   The RTL chips use a 64 element hash table based on the Ethernet CRC.  */

   195

static int multicast_filter_limit = 32;

   196

   197

/* bitmapped message enable number */

   198

static int debug = -1;

   199

   200

/* EtherCAT >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>*/

   201

   202

static int ec_device_index = -1;

   203

static int ec_device_master_index = 0;

   204

static ec_device_t *rtl_ec_dev;

   205

struct net_device *rtl_ec_net_dev = NULL;

   206

   207

/* EtherCAT <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<*/

   208

   209

/*

   210

 * Receive ring size 

   211

 * Warning: 64K ring has hardware issues and may lock up.

   212

 */

   213

#if defined(CONFIG_SH_DREAMCAST)

   214

#define RX_BUF_IDX	1	/* 16K ring */

   215

#else

   216

#define RX_BUF_IDX	2	/* 32K ring */

   217

#endif

   218

#define RX_BUF_LEN	(8192 << RX_BUF_IDX)

   219

#define RX_BUF_PAD	16

   220

#define RX_BUF_WRAP_PAD 2048 /* spare padding to handle lack of packet wrap */

   221

   222

#if RX_BUF_LEN == 65536

   223

#define RX_BUF_TOT_LEN	RX_BUF_LEN

   224

#else

   225

#define RX_BUF_TOT_LEN	(RX_BUF_LEN + RX_BUF_PAD + RX_BUF_WRAP_PAD)

   226

#endif

   227

   228

/* Number of Tx descriptor registers. */

   229

#define NUM_TX_DESC	4

   230

   231

/* max supported ethernet frame size -- must be at least (dev->mtu+14+4).*/

   232

#define MAX_ETH_FRAME_SIZE	1536

   233

   234

/* Size of the Tx bounce buffers -- must be at least (dev->mtu+14+4). */

   235

#define TX_BUF_SIZE	MAX_ETH_FRAME_SIZE

   236

#define TX_BUF_TOT_LEN	(TX_BUF_SIZE * NUM_TX_DESC)

   237

   238

/* PCI Tuning Parameters

   239

   Threshold is bytes transferred to chip before transmission starts. */

   240

#define TX_FIFO_THRESH 256	/* In bytes, rounded down to 32 byte units. */

   241

   242

/* The following settings are log_2(bytes)-4:  0 == 16 bytes .. 6==1024, 7==end of packet. */

   243

#define RX_FIFO_THRESH	7	/* Rx buffer level before first PCI xfer.  */

   244

#define RX_DMA_BURST	7	/* Maximum PCI burst, '6' is 1024 */

   245

#define TX_DMA_BURST	6	/* Maximum PCI burst, '6' is 1024 */

   246

#define TX_RETRY	8	/* 0-15.  retries = 16 + (TX_RETRY * 16) */

   247

   248

/* Operational parameters that usually are not changed. */

   249

/* Time in jiffies before concluding the transmitter is hung. */

   250

#define TX_TIMEOUT  (6*HZ)

   251

   252

   253

enum {

   254

	HAS_MII_XCVR = 0x010000,

   255

	HAS_CHIP_XCVR = 0x020000,

   256

	HAS_LNK_CHNG = 0x040000,

   257

};

   258

   259

#define RTL_NUM_STATS 4		/* number of ETHTOOL_GSTATS u64's */

   260

#define RTL_REGS_VER 1		/* version of reg. data in ETHTOOL_GREGS */

   261

#define RTL_MIN_IO_SIZE 0x80

   262

#define RTL8139B_IO_SIZE 256

   263

   264

#define RTL8129_CAPS	HAS_MII_XCVR

   265

#define RTL8139_CAPS	HAS_CHIP_XCVR|HAS_LNK_CHNG

   266

   267

typedef enum {

   268

	RTL8139 = 0,

   269

	RTL8129,

   270

} board_t;

   271

   272

   273

/* indexed by board_t, above */

   274

static struct {

   275

	const char *name;

   276

	u32 hw_flags;

   277

} board_info[] __devinitdata = {

   278

	{ "RealTek RTL8139", RTL8139_CAPS },

   279

	{ "RealTek RTL8129", RTL8129_CAPS },

   280

};

   281

   282

   283

static struct pci_device_id rtl8139_pci_tbl[] = {

   284

	{0x10ec, 0x8139, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   285

	{0x10ec, 0x8138, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   286

	{0x1113, 0x1211, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   287

	{0x1500, 0x1360, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   288

	{0x4033, 0x1360, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   289

	{0x1186, 0x1300, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   290

	{0x1186, 0x1340, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   291

	{0x13d1, 0xab06, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   292

	{0x1259, 0xa117, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   293

	{0x1259, 0xa11e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   294

	{0x14ea, 0xab06, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   295

	{0x14ea, 0xab07, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   296

	{0x11db, 0x1234, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   297

	{0x1432, 0x9130, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   298

	{0x02ac, 0x1012, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   299

	{0x018a, 0x0106, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   300

	{0x126c, 0x1211, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   301

	{0x1743, 0x8139, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   302

	{0x021b, 0x8139, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 }, 

   303

   304

#ifdef CONFIG_SH_SECUREEDGE5410

   305

	/* Bogus 8139 silicon reports 8129 without external PROM :-( */

   306

	{0x10ec, 0x8129, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8139 },

   307

#endif

   308

#ifdef CONFIG_8139TOO_8129

   309

	{0x10ec, 0x8129, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RTL8129 },

   310

#endif

   311

   312

	/* some crazy cards report invalid vendor ids like

   313

	 * 0x0001 here.  The other ids are valid and constant,

   314

	 * so we simply don't match on the main vendor id.

   315

	 */

   316

	{PCI_ANY_ID, 0x8139, 0x10ec, 0x8139, 0, 0, RTL8139 },

   317

	{PCI_ANY_ID, 0x8139, 0x1186, 0x1300, 0, 0, RTL8139 },

   318

	{PCI_ANY_ID, 0x8139, 0x13d1, 0xab06, 0, 0, RTL8139 },

   319

   320

	{0,}

   321

};

   322

MODULE_DEVICE_TABLE (pci, rtl8139_pci_tbl);

   323

   324

static struct {

   325

	const char str[ETH_GSTRING_LEN];

   326

} ethtool_stats_keys[] = {

   327

	{ "early_rx" },

   328

	{ "tx_buf_mapped" },

   329

	{ "tx_timeouts" },

   330

	{ "rx_lost_in_ring" },

   331

};

   332

   333

/* The rest of these values should never change. */

   334

   335

/* Symbolic offsets to registers. */

   336

enum RTL8139_registers {

   337

	MAC0 = 0,		/* Ethernet hardware address. */

   338

	MAR0 = 8,		/* Multicast filter. */

   339

	TxStatus0 = 0x10,	/* Transmit status (Four 32bit registers). */

   340

	TxAddr0 = 0x20,		/* Tx descriptors (also four 32bit). */

   341

	RxBuf = 0x30,

   342

	ChipCmd = 0x37,

   343

	RxBufPtr = 0x38,

   344

	RxBufAddr = 0x3A,

   345

	IntrMask = 0x3C,

   346

	IntrStatus = 0x3E,

   347

	TxConfig = 0x40,

   348

	RxConfig = 0x44,

   349

	Timer = 0x48,		/* A general-purpose counter. */

   350

	RxMissed = 0x4C,	/* 24 bits valid, write clears. */

   351

	Cfg9346 = 0x50,

   352

	Config0 = 0x51,

   353

	Config1 = 0x52,

   354

	FlashReg = 0x54,

   355

	MediaStatus = 0x58,

   356

	Config3 = 0x59,

   357

	Config4 = 0x5A,		/* absent on RTL-8139A */

   358

	HltClk = 0x5B,

   359

	MultiIntr = 0x5C,

   360

	TxSummary = 0x60,

   361

	BasicModeCtrl = 0x62,

   362

	BasicModeStatus = 0x64,

   363

	NWayAdvert = 0x66,

   364

	NWayLPAR = 0x68,

   365

	NWayExpansion = 0x6A,

   366

	/* Undocumented registers, but required for proper operation. */

   367

	FIFOTMS = 0x70,		/* FIFO Control and test. */

   368

	CSCR = 0x74,		/* Chip Status and Configuration Register. */

   369

	PARA78 = 0x78,

   370

	PARA7c = 0x7c,		/* Magic transceiver parameter register. */

   371

	Config5 = 0xD8,		/* absent on RTL-8139A */

   372

};

   373

   374

enum ClearBitMasks {

   375

	MultiIntrClear = 0xF000,

   376

	ChipCmdClear = 0xE2,

   377

	Config1Clear = (1<<7)|(1<<6)|(1<<3)|(1<<2)|(1<<1),

   378

};

   379

   380

enum ChipCmdBits {

   381

	CmdReset = 0x10,

   382

	CmdRxEnb = 0x08,

   383

	CmdTxEnb = 0x04,

   384

	RxBufEmpty = 0x01,

   385

};

   386

   387

/* Interrupt register bits, using my own meaningful names. */

   388

enum IntrStatusBits {

   389

	PCIErr = 0x8000,

   390

	PCSTimeout = 0x4000,

   391

	RxFIFOOver = 0x40,

   392

	RxUnderrun = 0x20,

   393

	RxOverflow = 0x10,

   394

	TxErr = 0x08,

   395

	TxOK = 0x04,

   396

	RxErr = 0x02,

   397

	RxOK = 0x01,

   398

   399

	RxAckBits = RxFIFOOver | RxOverflow | RxOK,

   400

};

   401

   402

enum TxStatusBits {

   403

	TxHostOwns = 0x2000,

   404

	TxUnderrun = 0x4000,

   405

	TxStatOK = 0x8000,

   406

	TxOutOfWindow = 0x20000000,

   407

	TxAborted = 0x40000000,

   408

	TxCarrierLost = 0x80000000,

   409

};

   410

enum RxStatusBits {

   411

	RxMulticast = 0x8000,

   412

	RxPhysical = 0x4000,

   413

	RxBroadcast = 0x2000,

   414

	RxBadSymbol = 0x0020,

   415

	RxRunt = 0x0010,

   416

	RxTooLong = 0x0008,

   417

	RxCRCErr = 0x0004,

   418

	RxBadAlign = 0x0002,

   419

	RxStatusOK = 0x0001,

   420

};

   421

   422

/* Bits in RxConfig. */

   423

enum rx_mode_bits {

   424

	AcceptErr = 0x20,

   425

	AcceptRunt = 0x10,

   426

	AcceptBroadcast = 0x08,

   427

	AcceptMulticast = 0x04,

   428

	AcceptMyPhys = 0x02,

   429

	AcceptAllPhys = 0x01,

   430

};

   431

   432

/* Bits in TxConfig. */

   433

enum tx_config_bits {

   434

   435

        /* Interframe Gap Time. Only TxIFG96 doesn't violate IEEE 802.3 */

   436

        TxIFGShift = 24,

   437

        TxIFG84 = (0 << TxIFGShift),    /* 8.4us / 840ns (10 / 100Mbps) */

   438

        TxIFG88 = (1 << TxIFGShift),    /* 8.8us / 880ns (10 / 100Mbps) */

   439

        TxIFG92 = (2 << TxIFGShift),    /* 9.2us / 920ns (10 / 100Mbps) */

   440

        TxIFG96 = (3 << TxIFGShift),    /* 9.6us / 960ns (10 / 100Mbps) */

   441

   442

	TxLoopBack = (1 << 18) | (1 << 17), /* enable loopback test mode */

   443

	TxCRC = (1 << 16),	/* DISABLE appending CRC to end of Tx packets */

   444

	TxClearAbt = (1 << 0),	/* Clear abort (WO) */

   445

	TxDMAShift = 8,		/* DMA burst value (0-7) is shifted this many bits */

   446

	TxRetryShift = 4,	/* TXRR value (0-15) is shifted this many bits */

   447

   448

	TxVersionMask = 0x7C800000, /* mask out version bits 30-26, 23 */

   449

};

   450

   451

/* Bits in Config1 */

   452

enum Config1Bits {

   453

	Cfg1_PM_Enable = 0x01,

   454

	Cfg1_VPD_Enable = 0x02,

   455

	Cfg1_PIO = 0x04,

   456

	Cfg1_MMIO = 0x08,

   457

	LWAKE = 0x10,		/* not on 8139, 8139A */

   458

	Cfg1_Driver_Load = 0x20,

   459

	Cfg1_LED0 = 0x40,

   460

	Cfg1_LED1 = 0x80,

   461

	SLEEP = (1 << 1),	/* only on 8139, 8139A */

   462

	PWRDN = (1 << 0),	/* only on 8139, 8139A */

   463

};

   464

   465

/* Bits in Config3 */

   466

enum Config3Bits {

   467

	Cfg3_FBtBEn    = (1 << 0), /* 1 = Fast Back to Back */

   468

	Cfg3_FuncRegEn = (1 << 1), /* 1 = enable CardBus Function registers */

   469

	Cfg3_CLKRUN_En = (1 << 2), /* 1 = enable CLKRUN */

   470

	Cfg3_CardB_En  = (1 << 3), /* 1 = enable CardBus registers */

   471

	Cfg3_LinkUp    = (1 << 4), /* 1 = wake up on link up */

   472

	Cfg3_Magic     = (1 << 5), /* 1 = wake up on Magic Packet (tm) */

   473

	Cfg3_PARM_En   = (1 << 6), /* 0 = software can set twister parameters */

   474

	Cfg3_GNTSel    = (1 << 7), /* 1 = delay 1 clock from PCI GNT signal */

   475

};

   476

   477

/* Bits in Config4 */

   478

enum Config4Bits {

   479

	LWPTN = (1 << 2),	/* not on 8139, 8139A */

   480

};

   481

   482

/* Bits in Config5 */

   483

enum Config5Bits {

   484

	Cfg5_PME_STS     = (1 << 0), /* 1 = PCI reset resets PME_Status */

   485

	Cfg5_LANWake     = (1 << 1), /* 1 = enable LANWake signal */

   486

	Cfg5_LDPS        = (1 << 2), /* 0 = save power when link is down */

   487

	Cfg5_FIFOAddrPtr = (1 << 3), /* Realtek internal SRAM testing */

   488

	Cfg5_UWF         = (1 << 4), /* 1 = accept unicast wakeup frame */

   489

	Cfg5_MWF         = (1 << 5), /* 1 = accept multicast wakeup frame */

   490

	Cfg5_BWF         = (1 << 6), /* 1 = accept broadcast wakeup frame */

   491

};

   492

   493

enum RxConfigBits {

   494

	/* rx fifo threshold */

   495

	RxCfgFIFOShift = 13,

   496

	RxCfgFIFONone = (7 << RxCfgFIFOShift),

   497

   498

	/* Max DMA burst */

   499

	RxCfgDMAShift = 8,

   500

	RxCfgDMAUnlimited = (7 << RxCfgDMAShift),

   501

   502

	/* rx ring buffer length */

   503

	RxCfgRcv8K = 0,

   504

	RxCfgRcv16K = (1 << 11),

   505

	RxCfgRcv32K = (1 << 12),

   506

	RxCfgRcv64K = (1 << 11) | (1 << 12),

   507

   508

	/* Disable packet wrap at end of Rx buffer. (not possible with 64k) */

   509

	RxNoWrap = (1 << 7),

   510

};

   511

   512

/* Twister tuning parameters from RealTek.

   513

   Completely undocumented, but required to tune bad links on some boards. */

   514

enum CSCRBits {

   515

	CSCR_LinkOKBit = 0x0400,

   516

	CSCR_LinkChangeBit = 0x0800,

   517

	CSCR_LinkStatusBits = 0x0f000,

   518

	CSCR_LinkDownOffCmd = 0x003c0,

   519

	CSCR_LinkDownCmd = 0x0f3c0,

   520

};

   521

   522

enum Cfg9346Bits {

   523

	Cfg9346_Lock = 0x00,

   524

	Cfg9346_Unlock = 0xC0,

   525

};

   526