1

/******************************************************************************

     2

 *

     3

 *  $Id$

     4

 *

     5

 *  Copyright (C) 2007-2008  Florian Pose, Ingenieurgemeinschaft IgH

     6

 *

     7

 *  This file is part of the IgH EtherCAT Master.

     8

 *

     9

 *  The IgH EtherCAT Master is free software; you can redistribute it and/or

    10

 *  modify it under the terms of the GNU General Public License version 2, as

    11

 *  published by the Free Software Foundation.

    12

 *

    13

 *  The IgH EtherCAT Master is distributed in the hope that it will be useful,

    14

 *  but WITHOUT ANY WARRANTY; without even the implied warranty of

    15

 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General

    16

 *  Public License for more details.

    17

 *

    18

 *  You should have received a copy of the GNU General Public License along

    19

 *  with the IgH EtherCAT Master; if not, write to the Free Software

    20

 *  Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA

    21

 *

    22

 *  ---

    23

 *

    24

 *  The license mentioned above concerns the source code only. Using the

    25

 *  EtherCAT technology and brand is only permitted in compliance with the

    26

 *  industrial property and similar rights of Beckhoff Automation GmbH.

    27

 *

    28

 *  ---

    29

 *

    30

 *  vim: noexpandtab

    31

 *

    32

 *****************************************************************************/

    33

    34

/**

    35

   \file

    36

   EtherCAT driver for e100-compatible NICs.

    37

*/

    38

    39

/* Former documentation: */

    40

    41

/*******************************************************************************

    42

  Intel PRO/100 Linux driver

    43

  Copyright(c) 1999 - 2006 Intel Corporation.

    44

    45

  This program is free software; you can redistribute it and/or modify it

    46

  under the terms and conditions of the GNU General Public License,

    47

  version 2, as published by the Free Software Foundation.

    48

    49

  This program is distributed in the hope it will be useful, but WITHOUT

    50

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    51

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    52

  more details.

    53

    54

  You should have received a copy of the GNU General Public License along with

    55

  this program; if not, write to the Free Software Foundation, Inc.,

    56

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    57

    58

  The full GNU General Public License is included in this distribution in

    59

  the file called "COPYING".

    60

    61

  Contact Information:

    62

  Linux NICS <linux.nics@intel.com>

    63

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    64

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    65

    66

*******************************************************************************/

    67

    68

/*

    69

 *	e100.c: Intel(R) PRO/100 ethernet driver

    70

 *

    71

 *	(Re)written 2003 by scott.feldman@intel.com.  Based loosely on

    72

 *	original e100 driver, but better described as a munging of

    73

 *	e100, e1000, eepro100, tg3, 8139cp, and other drivers.

    74

 *

    75

 *	References:

    76

 *		Intel 8255x 10/100 Mbps Ethernet Controller Family,

    77

 *		Open Source Software Developers Manual,

    78

 *		http://sourceforge.net/projects/e1000

    79

 *

    80

 *

    81

 *	                      Theory of Operation

    82

 *

    83

 *	I.   General

    84

 *

    85

 *	The driver supports Intel(R) 10/100 Mbps PCI Fast Ethernet

    86

 *	controller family, which includes the 82557, 82558, 82559, 82550,

    87

 *	82551, and 82562 devices.  82558 and greater controllers

    88

 *	integrate the Intel 82555 PHY.  The controllers are used in

    89

 *	server and client network interface cards, as well as in

    90

 *	LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx

    91

 *	configurations.  8255x supports a 32-bit linear addressing

    92

 *	mode and operates at 33Mhz PCI clock rate.

    93

 *

    94

 *	II.  Driver Operation

    95

 *

    96

 *	Memory-mapped mode is used exclusively to access the device's

    97

 *	shared-memory structure, the Control/Status Registers (CSR). All

    98

 *	setup, configuration, and control of the device, including queuing

    99

 *	of Tx, Rx, and configuration commands is through the CSR.

   100

 *	cmd_lock serializes accesses to the CSR command register.  cb_lock

   101

 *	protects the shared Command Block List (CBL).

   102

 *

   103

 *	8255x is highly MII-compliant and all access to the PHY go

   104

 *	through the Management Data Interface (MDI).  Consequently, the

   105

 *	driver leverages the mii.c library shared with other MII-compliant

   106

 *	devices.

   107

 *

   108

 *	Big- and Little-Endian byte order as well as 32- and 64-bit

   109

 *	archs are supported.  Weak-ordered memory and non-cache-coherent

   110

 *	archs are supported.

   111

 *

   112

 *	III. Transmit

   113

 *

   114

 *	A Tx skb is mapped and hangs off of a TCB.  TCBs are linked

   115

 *	together in a fixed-size ring (CBL) thus forming the flexible mode

   116

 *	memory structure.  A TCB marked with the suspend-bit indicates

   117

 *	the end of the ring.  The last TCB processed suspends the

   118

 *	controller, and the controller can be restarted by issue a CU

   119

 *	resume command to continue from the suspend point, or a CU start

   120

 *	command to start at a given position in the ring.

   121

 *

   122

 *	Non-Tx commands (config, multicast setup, etc) are linked

   123

 *	into the CBL ring along with Tx commands.  The common structure

   124

 *	used for both Tx and non-Tx commands is the Command Block (CB).

   125

 *

   126

 *	cb_to_use is the next CB to use for queuing a command; cb_to_clean

   127

 *	is the next CB to check for completion; cb_to_send is the first

   128

 *	CB to start on in case of a previous failure to resume.  CB clean

   129

 *	up happens in interrupt context in response to a CU interrupt.

   130

 *	cbs_avail keeps track of number of free CB resources available.

   131

 *

   132

 * 	Hardware padding of short packets to minimum packet size is

   133

 * 	enabled.  82557 pads with 7Eh, while the later controllers pad

   134

 * 	with 00h.

   135

 *

   136

 *	IV.  Recieve

   137

 *

   138

 *	The Receive Frame Area (RFA) comprises a ring of Receive Frame

   139

 *	Descriptors (RFD) + data buffer, thus forming the simplified mode

   140

 *	memory structure.  Rx skbs are allocated to contain both the RFD

   141

 *	and the data buffer, but the RFD is pulled off before the skb is

   142

 *	indicated.  The data buffer is aligned such that encapsulated

   143

 *	protocol headers are u32-aligned.  Since the RFD is part of the

   144

 *	mapped shared memory, and completion status is contained within

   145

 *	the RFD, the RFD must be dma_sync'ed to maintain a consistent

   146

 *	view from software and hardware.

   147

 *

   148

 *	Under typical operation, the  receive unit (RU) is start once,

   149

 *	and the controller happily fills RFDs as frames arrive.  If

   150

 *	replacement RFDs cannot be allocated, or the RU goes non-active,

   151

 *	the RU must be restarted.  Frame arrival generates an interrupt,

   152

 *	and Rx indication and re-allocation happen in the same context,

   153

 *	therefore no locking is required.  A software-generated interrupt

   154

 *	is generated from the watchdog to recover from a failed allocation

   155

 *	senario where all Rx resources have been indicated and none re-

   156

 *	placed.

   157

 *

   158

 *	V.   Miscellaneous

   159

 *

   160

 * 	VLAN offloading of tagging, stripping and filtering is not

   161

 * 	supported, but driver will accommodate the extra 4-byte VLAN tag

   162

 * 	for processing by upper layers.  Tx/Rx Checksum offloading is not

   163

 * 	supported.  Tx Scatter/Gather is not supported.  Jumbo Frames is

   164

 * 	not supported (hardware limitation).

   165

 *

   166

 * 	MagicPacket(tm) WoL support is enabled/disabled via ethtool.

   167

 *

   168

 * 	Thanks to JC (jchapman@katalix.com) for helping with

   169

 * 	testing/troubleshooting the development driver.

   170

 *

   171

 * 	TODO:

   172

 * 	o several entry points race with dev->close

   173

 * 	o check for tx-no-resources/stop Q races with tx clean/wake Q

   174

 *

   175

 *	FIXES:

   176

 * 2005/12/02 - Michael O'Donnell <Michael.ODonnell at stratus dot com>

   177

 *	- Stratus87247: protect MDI control register manipulations

   178

 */

   179

   180

#include <linux/module.h>

   181

#include <linux/moduleparam.h>

   182

#include <linux/kernel.h>

   183

#include <linux/types.h>

   184

#include <linux/slab.h>

   185

#include <linux/delay.h>

   186

#include <linux/init.h>

   187

#include <linux/pci.h>

   188

#include <linux/dma-mapping.h>

   189

#include <linux/netdevice.h>

   190

#include <linux/etherdevice.h>

   191

#include <linux/mii.h>

   192

#include <linux/if_vlan.h>

   193

#include <linux/skbuff.h>

   194

#include <linux/ethtool.h>

   195

#include <linux/string.h>

   196

#include <asm/unaligned.h>

   197

   198

// EtherCAT includes

   199

#include "../globals.h"

   200

#include "ecdev.h"

   201

   202

#define DRV_NAME		"ec_e100"

   203

#define DRV_EXT			"-NAPI"

   204

#define DRV_VERSION		"3.5.17-k2"DRV_EXT

   205

#define DRV_DESCRIPTION		"Intel(R) PRO/100 Network Driver"

   206

#define DRV_COPYRIGHT		"Copyright(c) 1999-2006 Intel Corporation"

   207

#define PFX			DRV_NAME ": "

   208

   209

#define E100_WATCHDOG_PERIOD	(2 * HZ)

   210

#define E100_NAPI_WEIGHT	16

   211

   212

MODULE_DESCRIPTION(DRV_DESCRIPTION);

   213

MODULE_AUTHOR("Florian Pose <fp@igh-essen.com>");

   214

MODULE_LICENSE("GPL");

   215

MODULE_VERSION(DRV_VERSION ", master " EC_MASTER_VERSION);

   216

   217

void e100_ec_poll(struct net_device *);

   218

   219

static int debug = 3;

   220

static int eeprom_bad_csum_allow = 0;

   221

module_param(debug, int, 0);

   222

module_param(eeprom_bad_csum_allow, int, 0);

   223

MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");

   224

MODULE_PARM_DESC(eeprom_bad_csum_allow, "Allow bad eeprom checksums");

   225

#define DPRINTK(nlevel, klevel, fmt, args...) \

   226

	(void)((NETIF_MSG_##nlevel & nic->msg_enable) && \

   227

	printk(KERN_##klevel PFX "%s: %s: " fmt, nic->netdev->name, \

   228

		__FUNCTION__ , ## args))

   229

   230

#define INTEL_8255X_ETHERNET_DEVICE(device_id, ich) {\

   231

	PCI_VENDOR_ID_INTEL, device_id, PCI_ANY_ID, PCI_ANY_ID, \

   232

	PCI_CLASS_NETWORK_ETHERNET << 8, 0xFFFF00, ich }

   233

static struct pci_device_id e100_id_table[] = {

   234

	INTEL_8255X_ETHERNET_DEVICE(0x1029, 0),

   235

	INTEL_8255X_ETHERNET_DEVICE(0x1030, 0),

   236

	INTEL_8255X_ETHERNET_DEVICE(0x1031, 3),

   237

	INTEL_8255X_ETHERNET_DEVICE(0x1032, 3),

   238

	INTEL_8255X_ETHERNET_DEVICE(0x1033, 3),

   239

	INTEL_8255X_ETHERNET_DEVICE(0x1034, 3),

   240

	INTEL_8255X_ETHERNET_DEVICE(0x1038, 3),

   241

	INTEL_8255X_ETHERNET_DEVICE(0x1039, 4),

   242

	INTEL_8255X_ETHERNET_DEVICE(0x103A, 4),

   243

	INTEL_8255X_ETHERNET_DEVICE(0x103B, 4),

   244

	INTEL_8255X_ETHERNET_DEVICE(0x103C, 4),

   245

	INTEL_8255X_ETHERNET_DEVICE(0x103D, 4),

   246

	INTEL_8255X_ETHERNET_DEVICE(0x103E, 4),

   247

	INTEL_8255X_ETHERNET_DEVICE(0x1050, 5),

   248

	INTEL_8255X_ETHERNET_DEVICE(0x1051, 5),

   249

	INTEL_8255X_ETHERNET_DEVICE(0x1052, 5),

   250

	INTEL_8255X_ETHERNET_DEVICE(0x1053, 5),

   251

	INTEL_8255X_ETHERNET_DEVICE(0x1054, 5),

   252

	INTEL_8255X_ETHERNET_DEVICE(0x1055, 5),

   253

	INTEL_8255X_ETHERNET_DEVICE(0x1056, 5),

   254

	INTEL_8255X_ETHERNET_DEVICE(0x1057, 5),

   255

	INTEL_8255X_ETHERNET_DEVICE(0x1059, 0),

   256

	INTEL_8255X_ETHERNET_DEVICE(0x1064, 6),

   257

	INTEL_8255X_ETHERNET_DEVICE(0x1065, 6),

   258

	INTEL_8255X_ETHERNET_DEVICE(0x1066, 6),

   259

	INTEL_8255X_ETHERNET_DEVICE(0x1067, 6),

   260

	INTEL_8255X_ETHERNET_DEVICE(0x1068, 6),

   261

	INTEL_8255X_ETHERNET_DEVICE(0x1069, 6),

   262

	INTEL_8255X_ETHERNET_DEVICE(0x106A, 6),

   263

	INTEL_8255X_ETHERNET_DEVICE(0x106B, 6),

   264

	INTEL_8255X_ETHERNET_DEVICE(0x1091, 7),

   265

	INTEL_8255X_ETHERNET_DEVICE(0x1092, 7),

   266

	INTEL_8255X_ETHERNET_DEVICE(0x1093, 7),

   267

	INTEL_8255X_ETHERNET_DEVICE(0x1094, 7),

   268

	INTEL_8255X_ETHERNET_DEVICE(0x1095, 7),

   269

	INTEL_8255X_ETHERNET_DEVICE(0x1209, 0),

   270

	INTEL_8255X_ETHERNET_DEVICE(0x1229, 0),

   271

	INTEL_8255X_ETHERNET_DEVICE(0x2449, 2),

   272

	INTEL_8255X_ETHERNET_DEVICE(0x2459, 2),

   273

	INTEL_8255X_ETHERNET_DEVICE(0x245D, 2),

   274

	INTEL_8255X_ETHERNET_DEVICE(0x27DC, 7),

   275

	{ 0, }

   276

};

   277

// prevent from being loaded automatically

   278

//MODULE_DEVICE_TABLE(pci, e100_id_table);

   279

   280

enum mac {

   281

	mac_82557_D100_A  = 0,

   282

	mac_82557_D100_B  = 1,

   283

	mac_82557_D100_C  = 2,

   284

	mac_82558_D101_A4 = 4,

   285

	mac_82558_D101_B0 = 5,

   286

	mac_82559_D101M   = 8,

   287

	mac_82559_D101S   = 9,

   288

	mac_82550_D102    = 12,

   289

	mac_82550_D102_C  = 13,

   290

	mac_82551_E       = 14,

   291

	mac_82551_F       = 15,

   292

	mac_82551_10      = 16,

   293

	mac_unknown       = 0xFF,

   294

};

   295

   296

enum phy {

   297

	phy_100a     = 0x000003E0,

   298

	phy_100c     = 0x035002A8,

   299

	phy_82555_tx = 0x015002A8,

   300

	phy_nsc_tx   = 0x5C002000,

   301

	phy_82562_et = 0x033002A8,

   302

	phy_82562_em = 0x032002A8,

   303

	phy_82562_ek = 0x031002A8,

   304

	phy_82562_eh = 0x017002A8,

   305

	phy_unknown  = 0xFFFFFFFF,

   306

};

   307

   308

/* CSR (Control/Status Registers) */

   309

struct csr {

   310

	struct {

   311

		u8 status;

   312

		u8 stat_ack;

   313

		u8 cmd_lo;

   314

		u8 cmd_hi;

   315

		u32 gen_ptr;

   316

	} scb;

   317

	u32 port;

   318

	u16 flash_ctrl;

   319

	u8 eeprom_ctrl_lo;

   320

	u8 eeprom_ctrl_hi;

   321

	u32 mdi_ctrl;

   322

	u32 rx_dma_count;

   323

};

   324

   325

enum scb_status {

   326

	rus_ready        = 0x10,

   327

	rus_mask         = 0x3C,

   328

};

   329

   330

enum ru_state  {

   331

	RU_SUSPENDED = 0,

   332

	RU_RUNNING	 = 1,

   333

	RU_UNINITIALIZED = -1,

   334

};

   335

   336

enum scb_stat_ack {

   337

	stat_ack_not_ours    = 0x00,

   338

	stat_ack_sw_gen      = 0x04,

   339

	stat_ack_rnr         = 0x10,

   340

	stat_ack_cu_idle     = 0x20,

   341

	stat_ack_frame_rx    = 0x40,

   342

	stat_ack_cu_cmd_done = 0x80,

   343

	stat_ack_not_present = 0xFF,

   344

	stat_ack_rx = (stat_ack_sw_gen | stat_ack_rnr | stat_ack_frame_rx),

   345

	stat_ack_tx = (stat_ack_cu_idle | stat_ack_cu_cmd_done),

   346

};

   347

   348

enum scb_cmd_hi {

   349

	irq_mask_none = 0x00,

   350

	irq_mask_all  = 0x01,

   351

	irq_sw_gen    = 0x02,

   352

};

   353

   354

enum scb_cmd_lo {

   355

	cuc_nop        = 0x00,

   356

	ruc_start      = 0x01,

   357

	ruc_load_base  = 0x06,

   358

	cuc_start      = 0x10,

   359

	cuc_resume     = 0x20,

   360

	cuc_dump_addr  = 0x40,

   361

	cuc_dump_stats = 0x50,

   362

	cuc_load_base  = 0x60,

   363

	cuc_dump_reset = 0x70,

   364

};

   365

   366

enum cuc_dump {

   367

	cuc_dump_complete       = 0x0000A005,

   368

	cuc_dump_reset_complete = 0x0000A007,

   369

};

   370

   371

enum port {

   372

	software_reset  = 0x0000,

   373

	selftest        = 0x0001,

   374

	selective_reset = 0x0002,

   375

};

   376

   377

enum eeprom_ctrl_lo {

   378

	eesk = 0x01,

   379

	eecs = 0x02,

   380

	eedi = 0x04,

   381

	eedo = 0x08,

   382

};

   383

   384

enum mdi_ctrl {

   385

	mdi_write = 0x04000000,

   386

	mdi_read  = 0x08000000,

   387

	mdi_ready = 0x10000000,

   388

};

   389

   390

enum eeprom_op {

   391

	op_write = 0x05,

   392

	op_read  = 0x06,

   393

	op_ewds  = 0x10,

   394

	op_ewen  = 0x13,

   395

};

   396

   397

enum eeprom_offsets {

   398

	eeprom_cnfg_mdix  = 0x03,

   399

	eeprom_id         = 0x0A,

   400

	eeprom_config_asf = 0x0D,

   401

	eeprom_smbus_addr = 0x90,

   402

};

   403

   404

enum eeprom_cnfg_mdix {

   405

	eeprom_mdix_enabled = 0x0080,

   406

};

   407

   408

enum eeprom_id {

   409

	eeprom_id_wol = 0x0020,

   410

};

   411

   412

enum eeprom_config_asf {

   413

	eeprom_asf = 0x8000,

   414

	eeprom_gcl = 0x4000,

   415

};

   416

   417

enum cb_status {

   418

	cb_complete = 0x8000,

   419

	cb_ok       = 0x2000,

   420

};

   421

   422

enum cb_command {

   423

	cb_nop    = 0x0000,

   424

	cb_iaaddr = 0x0001,

   425

	cb_config = 0x0002,

   426

	cb_multi  = 0x0003,

   427

	cb_tx     = 0x0004,

   428

	cb_ucode  = 0x0005,

   429

	cb_dump   = 0x0006,

   430

	cb_tx_sf  = 0x0008,

   431

	cb_cid    = 0x1f00,

   432

	cb_i      = 0x2000,

   433

	cb_s      = 0x4000,

   434

	cb_el     = 0x8000,

   435

};

   436

   437

struct rfd {

   438

	u16 status;

   439

	u16 command;

   440

	u32 link;

   441

	u32 rbd;

   442

	u16 actual_size;

   443

	u16 size;

   444

};

   445

   446

struct rx {

   447

	struct rx *next, *prev;

   448

	struct sk_buff *skb;

   449

	dma_addr_t dma_addr;

   450

};

   451

   452

#if defined(__BIG_ENDIAN_BITFIELD)

   453

#define X(a,b)	b,a

   454

#else

   455

#define X(a,b)	a,b

   456

#endif

   457

struct config {

   458

/*0*/	u8 X(byte_count:6, pad0:2);

   459

/*1*/	u8 X(X(rx_fifo_limit:4, tx_fifo_limit:3), pad1:1);

   460

/*2*/	u8 adaptive_ifs;

   461

/*3*/	u8 X(X(X(X(mwi_enable:1, type_enable:1), read_align_enable:1),

   462

	   term_write_cache_line:1), pad3:4);

   463

/*4*/	u8 X(rx_dma_max_count:7, pad4:1);

   464

/*5*/	u8 X(tx_dma_max_count:7, dma_max_count_enable:1);

   465

/*6*/	u8 X(X(X(X(X(X(X(late_scb_update:1, direct_rx_dma:1),

   466

	   tno_intr:1), cna_intr:1), standard_tcb:1), standard_stat_counter:1),

   467

	   rx_discard_overruns:1), rx_save_bad_frames:1);

   468

/*7*/	u8 X(X(X(X(X(rx_discard_short_frames:1, tx_underrun_retry:2),

   469

	   pad7:2), rx_extended_rfd:1), tx_two_frames_in_fifo:1),

   470

	   tx_dynamic_tbd:1);

   471

/*8*/	u8 X(X(mii_mode:1, pad8:6), csma_disabled:1);

   472

/*9*/	u8 X(X(X(X(X(rx_tcpudp_checksum:1, pad9:3), vlan_arp_tco:1),

   473

	   link_status_wake:1), arp_wake:1), mcmatch_wake:1);

   474

/*10*/	u8 X(X(X(pad10:3, no_source_addr_insertion:1), preamble_length:2),

   475

	   loopback:2);

   476

/*11*/	u8 X(linear_priority:3, pad11:5);

   477

/*12*/	u8 X(X(linear_priority_mode:1, pad12:3), ifs:4);

   478

/*13*/	u8 ip_addr_lo;

   479

/*14*/	u8 ip_addr_hi;

   480

/*15*/	u8 X(X(X(X(X(X(X(promiscuous_mode:1, broadcast_disabled:1),

   481

	   wait_after_win:1), pad15_1:1), ignore_ul_bit:1), crc_16_bit:1),

   482

	   pad15_2:1), crs_or_cdt:1);

   483

/*16*/	u8 fc_delay_lo;

   484

/*17*/	u8 fc_delay_hi;

   485

/*18*/	u8 X(X(X(X(X(rx_stripping:1, tx_padding:1), rx_crc_transfer:1),

   486

	   rx_long_ok:1), fc_priority_threshold:3), pad18:1);

   487

/*19*/	u8 X(X(X(X(X(X(X(addr_wake:1, magic_packet_disable:1),

   488

	   fc_disable:1), fc_restop:1), fc_restart:1), fc_reject:1),

   489

	   full_duplex_force:1), full_duplex_pin:1);

   490

/*20*/	u8 X(X(X(pad20_1:5, fc_priority_location:1), multi_ia:1), pad20_2:1);

   491

/*21*/	u8 X(X(pad21_1:3, multicast_all:1), pad21_2:4);

   492

/*22*/	u8 X(X(rx_d102_mode:1, rx_vlan_drop:1), pad22:6);

   493

	u8 pad_d102[9];

   494

};

   495

   496

#define E100_MAX_MULTICAST_ADDRS	64

   497

struct multi {

   498

	u16 count;

   499

	u8 addr[E100_MAX_MULTICAST_ADDRS * ETH_ALEN + 2/*pad*/];

   500

};

   501

   502

/* Important: keep total struct u32-aligned */

   503

#define UCODE_SIZE			134

   504

struct cb {

   505

	u16 status;

   506

	u16 command;

   507

	u32 link;

   508

	union {

   509

		u8 iaaddr[ETH_ALEN];

   510

		u32 ucode[UCODE_SIZE];

   511

		struct config config;

   512

		struct multi multi;

   513

		struct {

   514

			u32 tbd_array;

   515

			u16 tcb_byte_count;

   516

			u8 threshold;

   517

			u8 tbd_count;

   518

			struct {

   519

				u32 buf_addr;

   520

				u16 size;

   521

				u16 eol;

   522

			} tbd;

   523

		} tcb;

   524

		u32 dump_buffer_addr;

   525

	} u;

   526

	struct cb *next, *prev;

   527

	dma_addr_t dma_addr;

   528