1 #FIG 3.2 |
|
2 Portrait |
|
3 Center |
|
4 Metric |
|
5 A4 |
|
6 100.00 |
|
7 Single |
|
8 -2 |
|
9 1200 2 |
|
10 5 1 0 1 0 7 50 -1 -1 0.000 0 0 0 0 7245.000 5985.000 6975 5985 7245 5715 7515 5985 |
|
11 6 5085 7965 5850 8820 |
|
12 2 3 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 8 |
|
13 5175 7965 5760 7965 5760 8775 5175 8775 5175 8415 5085 8415 |
|
14 5085 7965 5175 7965 |
|
15 2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 |
|
16 5490 8190 5670 8190 5670 8370 5490 8370 5490 8190 |
|
17 2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 |
|
18 5310 8505 5400 8505 5400 8595 5310 8595 5310 8505 |
|
19 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
20 5175 8055 5085 8055 |
|
21 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
22 5175 8145 5085 8145 |
|
23 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
24 5175 8190 5085 8190 |
|
25 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
26 5175 8280 5085 8280 |
|
27 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
28 5175 8235 5085 8235 |
|
29 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
30 5175 8100 5085 8100 |
|
31 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
32 5175 8010 5085 8010 |
|
33 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
34 5175 8325 5085 8325 |
|
35 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
36 5175 8370 5085 8370 |
|
37 2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 |
|
38 5850 8775 5085 8775 5085 8815 5850 8815 5850 8775 |
|
39 -6 |
|
40 6 6435 7965 7200 8820 |
|
41 2 3 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 8 |
|
42 6525 7965 7110 7965 7110 8775 6525 8775 6525 8415 6435 8415 |
|
43 6435 7965 6525 7965 |
|
44 2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 |
|
45 6840 8190 7020 8190 7020 8370 6840 8370 6840 8190 |
|
46 2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 |
|
47 6660 8505 6750 8505 6750 8595 6660 8595 6660 8505 |
|
48 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
49 6525 8055 6435 8055 |
|
50 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
51 6525 8145 6435 8145 |
|
52 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
53 6525 8190 6435 8190 |
|
54 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
55 6525 8280 6435 8280 |
|
56 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
57 6525 8235 6435 8235 |
|
58 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
59 6525 8100 6435 8100 |
|
60 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
61 6525 8010 6435 8010 |
|
62 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
63 6525 8325 6435 8325 |
|
64 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
65 6525 8370 6435 8370 |
|
66 2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5 |
|
67 7200 8775 6435 8775 6435 8815 7200 8815 7200 8775 |
|
68 -6 |
|
69 6 4905 5445 5985 6030 |
|
70 5 1 0 1 0 7 50 -1 -1 0.000 0 0 0 0 5445.000 5985.000 4950 5985 5445 5490 5940 5985 |
|
71 4 1 0 50 -1 16 10 0.0000 4 105 795 5445 5760 Device\001 |
|
72 4 1 0 50 -1 16 10 0.0000 4 105 975 5445 5925 Interface\001 |
|
73 -6 |
|
74 6 3870 4275 4500 5355 |
|
75 5 1 0 1 0 7 50 -1 -1 0.000 0 0 0 0 3958.125 4815.000 3915 4320 4455 4815 3915 5310 |
|
76 4 1 0 50 -1 16 10 4.7124 4 105 1020 4162 4822 Realtime\001 |
|
77 4 1 0 50 -1 16 10 4.7124 4 105 975 3997 4822 Interface\001 |
|
78 -6 |
|
79 6 4500 2610 5850 3330 |
|
80 5 1 0 1 0 7 50 -1 -1 0.000 0 0 0 0 5175.000 2655.000 5805 2655 5175 3285 4545 2655 |
|
81 4 1 0 50 -1 16 12 0.0000 4 120 1215 5175 3105 Interface\001 |
|
82 4 1 0 50 -1 16 12 0.0000 4 165 795 5175 2880 Sysfs\001 |
|
83 -6 |
|
84 6 1575 2430 7785 2925 |
|
85 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
86 7785 2655 1575 2655 |
|
87 4 0 0 50 -1 16 12 0.0000 4 150 1980 1665 2880 Kernel-Space\001 |
|
88 4 0 0 50 -1 16 12 0.0000 4 150 1725 1665 2565 User-Space\001 |
|
89 -6 |
|
90 6 4635 1260 5715 2340 |
|
91 1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 5175 1800 495 495 5670 2295 4680 1305 |
|
92 4 1 0 50 -1 16 12 0.0000 4 120 585 5175 1845 lsec\001 |
|
93 -6 |
|
94 1 2 0 1 0 7 50 -1 -1 0.000 1 0.0000 5445 4815 810 495 4635 4320 6255 5310 |
|
95 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 |
|
96 5445 7965 5445 7425 |
|
97 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 |
|
98 6795 7965 6795 7425 |
|
99 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 |
|
100 5445 6885 5445 5985 |
|
101 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 |
|
102 5535 8820 5625 8820 5625 8910 5535 8910 5535 8820 |
|
103 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 |
|
104 6885 8820 6975 8820 6975 8910 6885 8910 6885 8820 |
|
105 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 |
|
106 7245 6885 7245 5985 |
|
107 2 4 0 1 0 7 50 -1 -1 0.000 0 0 7 0 0 5 |
|
108 7605 7605 7605 6345 4635 6345 4635 7605 7605 7605 |
|
109 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 |
|
110 4905 6885 5985 6885 5985 7425 4905 7425 4905 6885 |
|
111 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 |
|
112 6255 6885 7335 6885 7335 7425 6255 7425 6255 6885 |
|
113 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 |
|
114 5445 5490 5445 5310 |
|
115 2 4 0 1 0 7 50 -1 -1 0.000 0 0 8 0 0 5 |
|
116 6435 5985 6435 3645 3915 3645 3915 5985 6435 5985 |
|
117 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 |
|
118 4635 4815 4455 4815 |
|
119 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 |
|
120 3915 4815 3465 4815 |
|
121 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 |
|
122 7605 3645 6885 3645 6885 5985 7605 5985 7605 3645 |
|
123 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
124 1575 7785 7785 7785 |
|
125 2 4 0 1 0 7 50 -1 -1 0.000 0 0 9 0 0 5 |
|
126 1755 5985 1755 3645 3465 3645 3465 5985 1755 5985 |
|
127 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
128 1575 8280 1575 2205 |
|
129 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
130 5175 3285 5175 3645 |
|
131 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
132 7785 8280 7785 2205 |
|
133 2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 |
|
134 5175 2655 5175 2295 |
|
135 3 2 0 1 0 7 50 -1 -1 0.000 0 0 0 3 |
|
136 5580 8910 5355 9045 4770 9090 |
|
137 0.000 -1.000 0.000 |
|
138 3 2 0 1 0 7 50 -1 -1 0.000 0 0 0 3 |
|
139 6931 8910 6390 9270 4770 9450 |
|
140 0.000 -1.000 0.000 |
|
141 4 1 0 50 -1 16 10 0.0000 4 135 1215 5445 7200 net_device\001 |
|
142 4 1 0 50 -1 16 10 0.0000 4 135 1215 6795 7200 net_device\001 |
|
143 4 2 0 50 -1 12 10 0.0000 4 105 1080 5355 6210 ecdev_*()\001 |
|
144 4 2 0 50 -1 12 10 0.0000 4 105 1080 7110 6210 netif_*()\001 |
|
145 4 1 0 50 -1 16 12 0.0000 4 120 2685 6345 6570 EtherCAT Network\001 |
|
146 4 1 0 50 -1 16 12 0.0000 4 120 1995 6345 6750 Driver Module\001 |
|
147 4 1 0 50 -1 16 12 0.0000 4 120 1140 5445 4860 Master0\001 |
|
148 4 0 0 50 -1 16 12 0.0000 4 120 3585 4005 3870 EtherCAT Master Module\001 |
|
149 4 1 0 50 -1 16 12 1.5708 4 120 2070 7290 4815 Network Stack\001 |
|
150 4 2 0 50 -1 16 12 0.0000 4 120 1425 4725 9135 EtherCAT\001 |
|
151 4 2 0 50 -1 16 12 0.0000 4 120 1200 4725 9495 Ethernet\001 |
|
152 4 2 0 50 -1 16 12 0.0000 4 120 555 4995 8100 NIC\001 |
|
153 4 2 0 50 -1 16 12 0.0000 4 120 555 6345 8100 NIC\001 |
|
154 4 0 0 50 -1 16 12 0.0000 4 120 1410 1665 8010 Hardware\001 |
|
155 4 0 0 50 -1 16 12 0.0000 4 120 2385 1845 3870 Realtime Module\001 |
|
156 4 2 0 50 -1 12 10 4.7124 4 105 960 3645 4725 ecrt_*()\001 |
|