|
1 /* |
|
2 * r8169.c: RealTek 8169/8168/8101 ethernet driver. |
|
3 * |
|
4 * Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw> |
|
5 * Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com> |
|
6 * Copyright (c) a lot of people too. Please respect their work. |
|
7 * |
|
8 * See MAINTAINERS file for support contact information. |
|
9 */ |
|
10 |
|
11 #include <linux/module.h> |
|
12 #include <linux/moduleparam.h> |
|
13 #include <linux/pci.h> |
|
14 #include <linux/netdevice.h> |
|
15 #include <linux/etherdevice.h> |
|
16 #include <linux/delay.h> |
|
17 #include <linux/ethtool.h> |
|
18 #include <linux/mii.h> |
|
19 #include <linux/if_vlan.h> |
|
20 #include <linux/crc32.h> |
|
21 #include <linux/in.h> |
|
22 #include <linux/ip.h> |
|
23 #include <linux/tcp.h> |
|
24 #include <linux/init.h> |
|
25 #include <linux/dma-mapping.h> |
|
26 #include <linux/pm_runtime.h> |
|
27 |
|
28 #include <asm/system.h> |
|
29 #include <asm/io.h> |
|
30 #include <asm/irq.h> |
|
31 |
|
32 #define RTL8169_VERSION "2.3LK-NAPI" |
|
33 #define MODULENAME "r8169" |
|
34 #define PFX MODULENAME ": " |
|
35 |
|
36 #ifdef RTL8169_DEBUG |
|
37 #define assert(expr) \ |
|
38 if (!(expr)) { \ |
|
39 printk( "Assertion failed! %s,%s,%s,line=%d\n", \ |
|
40 #expr,__FILE__,__func__,__LINE__); \ |
|
41 } |
|
42 #define dprintk(fmt, args...) \ |
|
43 do { printk(KERN_DEBUG PFX fmt, ## args); } while (0) |
|
44 #else |
|
45 #define assert(expr) do {} while (0) |
|
46 #define dprintk(fmt, args...) do {} while (0) |
|
47 #endif /* RTL8169_DEBUG */ |
|
48 |
|
49 #define R8169_MSG_DEFAULT \ |
|
50 (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN) |
|
51 |
|
52 #define TX_BUFFS_AVAIL(tp) \ |
|
53 (tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1) |
|
54 |
|
55 /* Maximum number of multicast addresses to filter (vs. Rx-all-multicast). |
|
56 The RTL chips use a 64 element hash table based on the Ethernet CRC. */ |
|
57 static const int multicast_filter_limit = 32; |
|
58 |
|
59 /* MAC address length */ |
|
60 #define MAC_ADDR_LEN 6 |
|
61 |
|
62 #define MAX_READ_REQUEST_SHIFT 12 |
|
63 #define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */ |
|
64 #define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */ |
|
65 #define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */ |
|
66 #define EarlyTxThld 0x3F /* 0x3F means NO early transmit */ |
|
67 #define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */ |
|
68 #define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */ |
|
69 |
|
70 #define R8169_REGS_SIZE 256 |
|
71 #define R8169_NAPI_WEIGHT 64 |
|
72 #define NUM_TX_DESC 64 /* Number of Tx descriptor registers */ |
|
73 #define NUM_RX_DESC 256 /* Number of Rx descriptor registers */ |
|
74 #define RX_BUF_SIZE 1536 /* Rx Buffer size */ |
|
75 #define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc)) |
|
76 #define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc)) |
|
77 |
|
78 #define RTL8169_TX_TIMEOUT (6*HZ) |
|
79 #define RTL8169_PHY_TIMEOUT (10*HZ) |
|
80 |
|
81 #define RTL_EEPROM_SIG cpu_to_le32(0x8129) |
|
82 #define RTL_EEPROM_SIG_MASK cpu_to_le32(0xffff) |
|
83 #define RTL_EEPROM_SIG_ADDR 0x0000 |
|
84 |
|
85 /* write/read MMIO register */ |
|
86 #define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg)) |
|
87 #define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg)) |
|
88 #define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg)) |
|
89 #define RTL_R8(reg) readb (ioaddr + (reg)) |
|
90 #define RTL_R16(reg) readw (ioaddr + (reg)) |
|
91 #define RTL_R32(reg) readl (ioaddr + (reg)) |
|
92 |
|
93 enum mac_version { |
|
94 RTL_GIGA_MAC_NONE = 0x00, |
|
95 RTL_GIGA_MAC_VER_01 = 0x01, // 8169 |
|
96 RTL_GIGA_MAC_VER_02 = 0x02, // 8169S |
|
97 RTL_GIGA_MAC_VER_03 = 0x03, // 8110S |
|
98 RTL_GIGA_MAC_VER_04 = 0x04, // 8169SB |
|
99 RTL_GIGA_MAC_VER_05 = 0x05, // 8110SCd |
|
100 RTL_GIGA_MAC_VER_06 = 0x06, // 8110SCe |
|
101 RTL_GIGA_MAC_VER_07 = 0x07, // 8102e |
|
102 RTL_GIGA_MAC_VER_08 = 0x08, // 8102e |
|
103 RTL_GIGA_MAC_VER_09 = 0x09, // 8102e |
|
104 RTL_GIGA_MAC_VER_10 = 0x0a, // 8101e |
|
105 RTL_GIGA_MAC_VER_11 = 0x0b, // 8168Bb |
|
106 RTL_GIGA_MAC_VER_12 = 0x0c, // 8168Be |
|
107 RTL_GIGA_MAC_VER_13 = 0x0d, // 8101Eb |
|
108 RTL_GIGA_MAC_VER_14 = 0x0e, // 8101 ? |
|
109 RTL_GIGA_MAC_VER_15 = 0x0f, // 8101 ? |
|
110 RTL_GIGA_MAC_VER_16 = 0x11, // 8101Ec |
|
111 RTL_GIGA_MAC_VER_17 = 0x10, // 8168Bf |
|
112 RTL_GIGA_MAC_VER_18 = 0x12, // 8168CP |
|
113 RTL_GIGA_MAC_VER_19 = 0x13, // 8168C |
|
114 RTL_GIGA_MAC_VER_20 = 0x14, // 8168C |
|
115 RTL_GIGA_MAC_VER_21 = 0x15, // 8168C |
|
116 RTL_GIGA_MAC_VER_22 = 0x16, // 8168C |
|
117 RTL_GIGA_MAC_VER_23 = 0x17, // 8168CP |
|
118 RTL_GIGA_MAC_VER_24 = 0x18, // 8168CP |
|
119 RTL_GIGA_MAC_VER_25 = 0x19, // 8168D |
|
120 RTL_GIGA_MAC_VER_26 = 0x1a, // 8168D |
|
121 RTL_GIGA_MAC_VER_27 = 0x1b // 8168DP |
|
122 }; |
|
123 |
|
124 #define _R(NAME,MAC,MASK) \ |
|
125 { .name = NAME, .mac_version = MAC, .RxConfigMask = MASK } |
|
126 |
|
127 static const struct { |
|
128 const char *name; |
|
129 u8 mac_version; |
|
130 u32 RxConfigMask; /* Clears the bits supported by this chip */ |
|
131 } rtl_chip_info[] = { |
|
132 _R("RTL8169", RTL_GIGA_MAC_VER_01, 0xff7e1880), // 8169 |
|
133 _R("RTL8169s", RTL_GIGA_MAC_VER_02, 0xff7e1880), // 8169S |
|
134 _R("RTL8110s", RTL_GIGA_MAC_VER_03, 0xff7e1880), // 8110S |
|
135 _R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04, 0xff7e1880), // 8169SB |
|
136 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05, 0xff7e1880), // 8110SCd |
|
137 _R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06, 0xff7e1880), // 8110SCe |
|
138 _R("RTL8102e", RTL_GIGA_MAC_VER_07, 0xff7e1880), // PCI-E |
|
139 _R("RTL8102e", RTL_GIGA_MAC_VER_08, 0xff7e1880), // PCI-E |
|
140 _R("RTL8102e", RTL_GIGA_MAC_VER_09, 0xff7e1880), // PCI-E |
|
141 _R("RTL8101e", RTL_GIGA_MAC_VER_10, 0xff7e1880), // PCI-E |
|
142 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E |
|
143 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E |
|
144 _R("RTL8101e", RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139 |
|
145 _R("RTL8100e", RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139 |
|
146 _R("RTL8100e", RTL_GIGA_MAC_VER_15, 0xff7e1880), // PCI-E 8139 |
|
147 _R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17, 0xff7e1880), // PCI-E |
|
148 _R("RTL8101e", RTL_GIGA_MAC_VER_16, 0xff7e1880), // PCI-E |
|
149 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18, 0xff7e1880), // PCI-E |
|
150 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19, 0xff7e1880), // PCI-E |
|
151 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20, 0xff7e1880), // PCI-E |
|
152 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_21, 0xff7e1880), // PCI-E |
|
153 _R("RTL8168c/8111c", RTL_GIGA_MAC_VER_22, 0xff7e1880), // PCI-E |
|
154 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_23, 0xff7e1880), // PCI-E |
|
155 _R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_24, 0xff7e1880), // PCI-E |
|
156 _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_25, 0xff7e1880), // PCI-E |
|
157 _R("RTL8168d/8111d", RTL_GIGA_MAC_VER_26, 0xff7e1880), // PCI-E |
|
158 _R("RTL8168dp/8111dp", RTL_GIGA_MAC_VER_27, 0xff7e1880) // PCI-E |
|
159 }; |
|
160 #undef _R |
|
161 |
|
162 enum cfg_version { |
|
163 RTL_CFG_0 = 0x00, |
|
164 RTL_CFG_1, |
|
165 RTL_CFG_2 |
|
166 }; |
|
167 |
|
168 static void rtl_hw_start_8169(struct net_device *); |
|
169 static void rtl_hw_start_8168(struct net_device *); |
|
170 static void rtl_hw_start_8101(struct net_device *); |
|
171 |
|
172 static DEFINE_PCI_DEVICE_TABLE(rtl8169_pci_tbl) = { |
|
173 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 }, |
|
174 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 }, |
|
175 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 }, |
|
176 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 }, |
|
177 { PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 }, |
|
178 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 }, |
|
179 { PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 }, |
|
180 { PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 }, |
|
181 { PCI_VENDOR_ID_LINKSYS, 0x1032, |
|
182 PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 }, |
|
183 { 0x0001, 0x8168, |
|
184 PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 }, |
|
185 {0,}, |
|
186 }; |
|
187 |
|
188 MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl); |
|
189 |
|
190 /* |
|
191 * we set our copybreak very high so that we don't have |
|
192 * to allocate 16k frames all the time (see note in |
|
193 * rtl8169_open() |
|
194 */ |
|
195 static int rx_copybreak = 16383; |
|
196 static int use_dac; |
|
197 static struct { |
|
198 u32 msg_enable; |
|
199 } debug = { -1 }; |
|
200 |
|
201 enum rtl_registers { |
|
202 MAC0 = 0, /* Ethernet hardware address. */ |
|
203 MAC4 = 4, |
|
204 MAR0 = 8, /* Multicast filter. */ |
|
205 CounterAddrLow = 0x10, |
|
206 CounterAddrHigh = 0x14, |
|
207 TxDescStartAddrLow = 0x20, |
|
208 TxDescStartAddrHigh = 0x24, |
|
209 TxHDescStartAddrLow = 0x28, |
|
210 TxHDescStartAddrHigh = 0x2c, |
|
211 FLASH = 0x30, |
|
212 ERSR = 0x36, |
|
213 ChipCmd = 0x37, |
|
214 TxPoll = 0x38, |
|
215 IntrMask = 0x3c, |
|
216 IntrStatus = 0x3e, |
|
217 TxConfig = 0x40, |
|
218 RxConfig = 0x44, |
|
219 RxMissed = 0x4c, |
|
220 Cfg9346 = 0x50, |
|
221 Config0 = 0x51, |
|
222 Config1 = 0x52, |
|
223 Config2 = 0x53, |
|
224 Config3 = 0x54, |
|
225 Config4 = 0x55, |
|
226 Config5 = 0x56, |
|
227 MultiIntr = 0x5c, |
|
228 PHYAR = 0x60, |
|
229 PHYstatus = 0x6c, |
|
230 RxMaxSize = 0xda, |
|
231 CPlusCmd = 0xe0, |
|
232 IntrMitigate = 0xe2, |
|
233 RxDescAddrLow = 0xe4, |
|
234 RxDescAddrHigh = 0xe8, |
|
235 EarlyTxThres = 0xec, |
|
236 FuncEvent = 0xf0, |
|
237 FuncEventMask = 0xf4, |
|
238 FuncPresetState = 0xf8, |
|
239 FuncForceEvent = 0xfc, |
|
240 }; |
|
241 |
|
242 enum rtl8110_registers { |
|
243 TBICSR = 0x64, |
|
244 TBI_ANAR = 0x68, |
|
245 TBI_LPAR = 0x6a, |
|
246 }; |
|
247 |
|
248 enum rtl8168_8101_registers { |
|
249 CSIDR = 0x64, |
|
250 CSIAR = 0x68, |
|
251 #define CSIAR_FLAG 0x80000000 |
|
252 #define CSIAR_WRITE_CMD 0x80000000 |
|
253 #define CSIAR_BYTE_ENABLE 0x0f |
|
254 #define CSIAR_BYTE_ENABLE_SHIFT 12 |
|
255 #define CSIAR_ADDR_MASK 0x0fff |
|
256 |
|
257 EPHYAR = 0x80, |
|
258 #define EPHYAR_FLAG 0x80000000 |
|
259 #define EPHYAR_WRITE_CMD 0x80000000 |
|
260 #define EPHYAR_REG_MASK 0x1f |
|
261 #define EPHYAR_REG_SHIFT 16 |
|
262 #define EPHYAR_DATA_MASK 0xffff |
|
263 DBG_REG = 0xd1, |
|
264 #define FIX_NAK_1 (1 << 4) |
|
265 #define FIX_NAK_2 (1 << 3) |
|
266 EFUSEAR = 0xdc, |
|
267 #define EFUSEAR_FLAG 0x80000000 |
|
268 #define EFUSEAR_WRITE_CMD 0x80000000 |
|
269 #define EFUSEAR_READ_CMD 0x00000000 |
|
270 #define EFUSEAR_REG_MASK 0x03ff |
|
271 #define EFUSEAR_REG_SHIFT 8 |
|
272 #define EFUSEAR_DATA_MASK 0xff |
|
273 }; |
|
274 |
|
275 enum rtl_register_content { |
|
276 /* InterruptStatusBits */ |
|
277 SYSErr = 0x8000, |
|
278 PCSTimeout = 0x4000, |
|
279 SWInt = 0x0100, |
|
280 TxDescUnavail = 0x0080, |
|
281 RxFIFOOver = 0x0040, |
|
282 LinkChg = 0x0020, |
|
283 RxOverflow = 0x0010, |
|
284 TxErr = 0x0008, |
|
285 TxOK = 0x0004, |
|
286 RxErr = 0x0002, |
|
287 RxOK = 0x0001, |
|
288 |
|
289 /* RxStatusDesc */ |
|
290 RxFOVF = (1 << 23), |
|
291 RxRWT = (1 << 22), |
|
292 RxRES = (1 << 21), |
|
293 RxRUNT = (1 << 20), |
|
294 RxCRC = (1 << 19), |
|
295 |
|
296 /* ChipCmdBits */ |
|
297 CmdReset = 0x10, |
|
298 CmdRxEnb = 0x08, |
|
299 CmdTxEnb = 0x04, |
|
300 RxBufEmpty = 0x01, |
|
301 |
|
302 /* TXPoll register p.5 */ |
|
303 HPQ = 0x80, /* Poll cmd on the high prio queue */ |
|
304 NPQ = 0x40, /* Poll cmd on the low prio queue */ |
|
305 FSWInt = 0x01, /* Forced software interrupt */ |
|
306 |
|
307 /* Cfg9346Bits */ |
|
308 Cfg9346_Lock = 0x00, |
|
309 Cfg9346_Unlock = 0xc0, |
|
310 |
|
311 /* rx_mode_bits */ |
|
312 AcceptErr = 0x20, |
|
313 AcceptRunt = 0x10, |
|
314 AcceptBroadcast = 0x08, |
|
315 AcceptMulticast = 0x04, |
|
316 AcceptMyPhys = 0x02, |
|
317 AcceptAllPhys = 0x01, |
|
318 |
|
319 /* RxConfigBits */ |
|
320 RxCfgFIFOShift = 13, |
|
321 RxCfgDMAShift = 8, |
|
322 |
|
323 /* TxConfigBits */ |
|
324 TxInterFrameGapShift = 24, |
|
325 TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */ |
|
326 |
|
327 /* Config1 register p.24 */ |
|
328 LEDS1 = (1 << 7), |
|
329 LEDS0 = (1 << 6), |
|
330 MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */ |
|
331 Speed_down = (1 << 4), |
|
332 MEMMAP = (1 << 3), |
|
333 IOMAP = (1 << 2), |
|
334 VPD = (1 << 1), |
|
335 PMEnable = (1 << 0), /* Power Management Enable */ |
|
336 |
|
337 /* Config2 register p. 25 */ |
|
338 PCI_Clock_66MHz = 0x01, |
|
339 PCI_Clock_33MHz = 0x00, |
|
340 |
|
341 /* Config3 register p.25 */ |
|
342 MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */ |
|
343 LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */ |
|
344 Beacon_en = (1 << 0), /* 8168 only. Reserved in the 8168b */ |
|
345 |
|
346 /* Config5 register p.27 */ |
|
347 BWF = (1 << 6), /* Accept Broadcast wakeup frame */ |
|
348 MWF = (1 << 5), /* Accept Multicast wakeup frame */ |
|
349 UWF = (1 << 4), /* Accept Unicast wakeup frame */ |
|
350 LanWake = (1 << 1), /* LanWake enable/disable */ |
|
351 PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */ |
|
352 |
|
353 /* TBICSR p.28 */ |
|
354 TBIReset = 0x80000000, |
|
355 TBILoopback = 0x40000000, |
|
356 TBINwEnable = 0x20000000, |
|
357 TBINwRestart = 0x10000000, |
|
358 TBILinkOk = 0x02000000, |
|
359 TBINwComplete = 0x01000000, |
|
360 |
|
361 /* CPlusCmd p.31 */ |
|
362 EnableBist = (1 << 15), // 8168 8101 |
|
363 Mac_dbgo_oe = (1 << 14), // 8168 8101 |
|
364 Normal_mode = (1 << 13), // unused |
|
365 Force_half_dup = (1 << 12), // 8168 8101 |
|
366 Force_rxflow_en = (1 << 11), // 8168 8101 |
|
367 Force_txflow_en = (1 << 10), // 8168 8101 |
|
368 Cxpl_dbg_sel = (1 << 9), // 8168 8101 |
|
369 ASF = (1 << 8), // 8168 8101 |
|
370 PktCntrDisable = (1 << 7), // 8168 8101 |
|
371 Mac_dbgo_sel = 0x001c, // 8168 |
|
372 RxVlan = (1 << 6), |
|
373 RxChkSum = (1 << 5), |
|
374 PCIDAC = (1 << 4), |
|
375 PCIMulRW = (1 << 3), |
|
376 INTT_0 = 0x0000, // 8168 |
|
377 INTT_1 = 0x0001, // 8168 |
|
378 INTT_2 = 0x0002, // 8168 |
|
379 INTT_3 = 0x0003, // 8168 |
|
380 |
|
381 /* rtl8169_PHYstatus */ |
|
382 TBI_Enable = 0x80, |
|
383 TxFlowCtrl = 0x40, |
|
384 RxFlowCtrl = 0x20, |
|
385 _1000bpsF = 0x10, |
|
386 _100bps = 0x08, |
|
387 _10bps = 0x04, |
|
388 LinkStatus = 0x02, |
|
389 FullDup = 0x01, |
|
390 |
|
391 /* _TBICSRBit */ |
|
392 TBILinkOK = 0x02000000, |
|
393 |
|
394 /* DumpCounterCommand */ |
|
395 CounterDump = 0x8, |
|
396 }; |
|
397 |
|
398 enum desc_status_bit { |
|
399 DescOwn = (1 << 31), /* Descriptor is owned by NIC */ |
|
400 RingEnd = (1 << 30), /* End of descriptor ring */ |
|
401 FirstFrag = (1 << 29), /* First segment of a packet */ |
|
402 LastFrag = (1 << 28), /* Final segment of a packet */ |
|
403 |
|
404 /* Tx private */ |
|
405 LargeSend = (1 << 27), /* TCP Large Send Offload (TSO) */ |
|
406 MSSShift = 16, /* MSS value position */ |
|
407 MSSMask = 0xfff, /* MSS value + LargeSend bit: 12 bits */ |
|
408 IPCS = (1 << 18), /* Calculate IP checksum */ |
|
409 UDPCS = (1 << 17), /* Calculate UDP/IP checksum */ |
|
410 TCPCS = (1 << 16), /* Calculate TCP/IP checksum */ |
|
411 TxVlanTag = (1 << 17), /* Add VLAN tag */ |
|
412 |
|
413 /* Rx private */ |
|
414 PID1 = (1 << 18), /* Protocol ID bit 1/2 */ |
|
415 PID0 = (1 << 17), /* Protocol ID bit 2/2 */ |
|
416 |
|
417 #define RxProtoUDP (PID1) |
|
418 #define RxProtoTCP (PID0) |
|
419 #define RxProtoIP (PID1 | PID0) |
|
420 #define RxProtoMask RxProtoIP |
|
421 |
|
422 IPFail = (1 << 16), /* IP checksum failed */ |
|
423 UDPFail = (1 << 15), /* UDP/IP checksum failed */ |
|
424 TCPFail = (1 << 14), /* TCP/IP checksum failed */ |
|
425 RxVlanTag = (1 << 16), /* VLAN tag available */ |
|
426 }; |
|
427 |
|
428 #define RsvdMask 0x3fffc000 |
|
429 |
|
430 struct TxDesc { |
|
431 __le32 opts1; |
|
432 __le32 opts2; |
|
433 __le64 addr; |
|
434 }; |
|
435 |
|
436 struct RxDesc { |
|
437 __le32 opts1; |
|
438 __le32 opts2; |
|
439 __le64 addr; |
|
440 }; |
|
441 |
|
442 struct ring_info { |
|
443 struct sk_buff *skb; |
|
444 u32 len; |
|
445 u8 __pad[sizeof(void *) - sizeof(u32)]; |
|
446 }; |
|
447 |
|
448 enum features { |
|
449 RTL_FEATURE_WOL = (1 << 0), |
|
450 RTL_FEATURE_MSI = (1 << 1), |
|
451 RTL_FEATURE_GMII = (1 << 2), |
|
452 }; |
|
453 |
|
454 struct rtl8169_counters { |
|
455 __le64 tx_packets; |
|
456 __le64 rx_packets; |
|
457 __le64 tx_errors; |
|
458 __le32 rx_errors; |
|
459 __le16 rx_missed; |
|
460 __le16 align_errors; |
|
461 __le32 tx_one_collision; |
|
462 __le32 tx_multi_collision; |
|
463 __le64 rx_unicast; |
|
464 __le64 rx_broadcast; |
|
465 __le32 rx_multicast; |
|
466 __le16 tx_aborted; |
|
467 __le16 tx_underun; |
|
468 }; |
|
469 |
|
470 struct rtl8169_private { |
|
471 void __iomem *mmio_addr; /* memory map physical address */ |
|
472 struct pci_dev *pci_dev; /* Index of PCI device */ |
|
473 struct net_device *dev; |
|
474 struct napi_struct napi; |
|
475 spinlock_t lock; /* spin lock flag */ |
|
476 u32 msg_enable; |
|
477 int chipset; |
|
478 int mac_version; |
|
479 u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */ |
|
480 u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */ |
|
481 u32 dirty_rx; |
|
482 u32 dirty_tx; |
|
483 struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */ |
|
484 struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */ |
|
485 dma_addr_t TxPhyAddr; |
|
486 dma_addr_t RxPhyAddr; |
|
487 struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */ |
|
488 struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */ |
|
489 unsigned align; |
|
490 unsigned rx_buf_sz; |
|
491 struct timer_list timer; |
|
492 u16 cp_cmd; |
|
493 u16 intr_event; |
|
494 u16 napi_event; |
|
495 u16 intr_mask; |
|
496 int phy_1000_ctrl_reg; |
|
497 #ifdef CONFIG_R8169_VLAN |
|
498 struct vlan_group *vlgrp; |
|
499 #endif |
|
500 int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex); |
|
501 int (*get_settings)(struct net_device *, struct ethtool_cmd *); |
|
502 void (*phy_reset_enable)(void __iomem *); |
|
503 void (*hw_start)(struct net_device *); |
|
504 unsigned int (*phy_reset_pending)(void __iomem *); |
|
505 unsigned int (*link_ok)(void __iomem *); |
|
506 int (*do_ioctl)(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd); |
|
507 int pcie_cap; |
|
508 struct delayed_work task; |
|
509 unsigned features; |
|
510 |
|
511 struct mii_if_info mii; |
|
512 struct rtl8169_counters counters; |
|
513 u32 saved_wolopts; |
|
514 }; |
|
515 |
|
516 MODULE_AUTHOR("Realtek and the Linux r8169 crew <netdev@vger.kernel.org>"); |
|
517 MODULE_DESCRIPTION("RealTek RTL-8169 Gigabit Ethernet driver"); |
|
518 module_param(rx_copybreak, int, 0); |
|
519 MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames"); |
|
520 module_param(use_dac, int, 0); |
|
521 MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot."); |
|
522 module_param_named(debug, debug.msg_enable, int, 0); |
|
523 MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)"); |
|
524 MODULE_LICENSE("GPL"); |
|
525 MODULE_VERSION(RTL8169_VERSION); |
|
526 |
|
527 static int rtl8169_open(struct net_device *dev); |
|
528 static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb, |
|
529 struct net_device *dev); |
|
530 static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance); |
|
531 static int rtl8169_init_ring(struct net_device *dev); |
|
532 static void rtl_hw_start(struct net_device *dev); |
|
533 static int rtl8169_close(struct net_device *dev); |
|
534 static void rtl_set_rx_mode(struct net_device *dev); |
|
535 static void rtl8169_tx_timeout(struct net_device *dev); |
|
536 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev); |
|
537 static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *, |
|
538 void __iomem *, u32 budget); |
|
539 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu); |
|
540 static void rtl8169_down(struct net_device *dev); |
|
541 static void rtl8169_rx_clear(struct rtl8169_private *tp); |
|
542 static int rtl8169_poll(struct napi_struct *napi, int budget); |
|
543 |
|
544 static const unsigned int rtl8169_rx_config = |
|
545 (RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift); |
|
546 |
|
547 static void mdio_write(void __iomem *ioaddr, int reg_addr, int value) |
|
548 { |
|
549 int i; |
|
550 |
|
551 RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0x1f) << 16 | (value & 0xffff)); |
|
552 |
|
553 for (i = 20; i > 0; i--) { |
|
554 /* |
|
555 * Check if the RTL8169 has completed writing to the specified |
|
556 * MII register. |
|
557 */ |
|
558 if (!(RTL_R32(PHYAR) & 0x80000000)) |
|
559 break; |
|
560 udelay(25); |
|
561 } |
|
562 /* |
|
563 * According to hardware specs a 20us delay is required after write |
|
564 * complete indication, but before sending next command. |
|
565 */ |
|
566 udelay(20); |
|
567 } |
|
568 |
|
569 static int mdio_read(void __iomem *ioaddr, int reg_addr) |
|
570 { |
|
571 int i, value = -1; |
|
572 |
|
573 RTL_W32(PHYAR, 0x0 | (reg_addr & 0x1f) << 16); |
|
574 |
|
575 for (i = 20; i > 0; i--) { |
|
576 /* |
|
577 * Check if the RTL8169 has completed retrieving data from |
|
578 * the specified MII register. |
|
579 */ |
|
580 if (RTL_R32(PHYAR) & 0x80000000) { |
|
581 value = RTL_R32(PHYAR) & 0xffff; |
|
582 break; |
|
583 } |
|
584 udelay(25); |
|
585 } |
|
586 /* |
|
587 * According to hardware specs a 20us delay is required after read |
|
588 * complete indication, but before sending next command. |
|
589 */ |
|
590 udelay(20); |
|
591 |
|
592 return value; |
|
593 } |
|
594 |
|
595 static void mdio_patch(void __iomem *ioaddr, int reg_addr, int value) |
|
596 { |
|
597 mdio_write(ioaddr, reg_addr, mdio_read(ioaddr, reg_addr) | value); |
|
598 } |
|
599 |
|
600 static void mdio_plus_minus(void __iomem *ioaddr, int reg_addr, int p, int m) |
|
601 { |
|
602 int val; |
|
603 |
|
604 val = mdio_read(ioaddr, reg_addr); |
|
605 mdio_write(ioaddr, reg_addr, (val | p) & ~m); |
|
606 } |
|
607 |
|
608 static void rtl_mdio_write(struct net_device *dev, int phy_id, int location, |
|
609 int val) |
|
610 { |
|
611 struct rtl8169_private *tp = netdev_priv(dev); |
|
612 void __iomem *ioaddr = tp->mmio_addr; |
|
613 |
|
614 mdio_write(ioaddr, location, val); |
|
615 } |
|
616 |
|
617 static int rtl_mdio_read(struct net_device *dev, int phy_id, int location) |
|
618 { |
|
619 struct rtl8169_private *tp = netdev_priv(dev); |
|
620 void __iomem *ioaddr = tp->mmio_addr; |
|
621 |
|
622 return mdio_read(ioaddr, location); |
|
623 } |
|
624 |
|
625 static void rtl_ephy_write(void __iomem *ioaddr, int reg_addr, int value) |
|
626 { |
|
627 unsigned int i; |
|
628 |
|
629 RTL_W32(EPHYAR, EPHYAR_WRITE_CMD | (value & EPHYAR_DATA_MASK) | |
|
630 (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT); |
|
631 |
|
632 for (i = 0; i < 100; i++) { |
|
633 if (!(RTL_R32(EPHYAR) & EPHYAR_FLAG)) |
|
634 break; |
|
635 udelay(10); |
|
636 } |
|
637 } |
|
638 |
|
639 static u16 rtl_ephy_read(void __iomem *ioaddr, int reg_addr) |
|
640 { |
|
641 u16 value = 0xffff; |
|
642 unsigned int i; |
|
643 |
|
644 RTL_W32(EPHYAR, (reg_addr & EPHYAR_REG_MASK) << EPHYAR_REG_SHIFT); |
|
645 |
|
646 for (i = 0; i < 100; i++) { |
|
647 if (RTL_R32(EPHYAR) & EPHYAR_FLAG) { |
|
648 value = RTL_R32(EPHYAR) & EPHYAR_DATA_MASK; |
|
649 break; |
|
650 } |
|
651 udelay(10); |
|
652 } |
|
653 |
|
654 return value; |
|
655 } |
|
656 |
|
657 static void rtl_csi_write(void __iomem *ioaddr, int addr, int value) |
|
658 { |
|
659 unsigned int i; |
|
660 |
|
661 RTL_W32(CSIDR, value); |
|
662 RTL_W32(CSIAR, CSIAR_WRITE_CMD | (addr & CSIAR_ADDR_MASK) | |
|
663 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT); |
|
664 |
|
665 for (i = 0; i < 100; i++) { |
|
666 if (!(RTL_R32(CSIAR) & CSIAR_FLAG)) |
|
667 break; |
|
668 udelay(10); |
|
669 } |
|
670 } |
|
671 |
|
672 static u32 rtl_csi_read(void __iomem *ioaddr, int addr) |
|
673 { |
|
674 u32 value = ~0x00; |
|
675 unsigned int i; |
|
676 |
|
677 RTL_W32(CSIAR, (addr & CSIAR_ADDR_MASK) | |
|
678 CSIAR_BYTE_ENABLE << CSIAR_BYTE_ENABLE_SHIFT); |
|
679 |
|
680 for (i = 0; i < 100; i++) { |
|
681 if (RTL_R32(CSIAR) & CSIAR_FLAG) { |
|
682 value = RTL_R32(CSIDR); |
|
683 break; |
|
684 } |
|
685 udelay(10); |
|
686 } |
|
687 |
|
688 return value; |
|
689 } |
|
690 |
|
691 static u8 rtl8168d_efuse_read(void __iomem *ioaddr, int reg_addr) |
|
692 { |
|
693 u8 value = 0xff; |
|
694 unsigned int i; |
|
695 |
|
696 RTL_W32(EFUSEAR, (reg_addr & EFUSEAR_REG_MASK) << EFUSEAR_REG_SHIFT); |
|
697 |
|
698 for (i = 0; i < 300; i++) { |
|
699 if (RTL_R32(EFUSEAR) & EFUSEAR_FLAG) { |
|
700 value = RTL_R32(EFUSEAR) & EFUSEAR_DATA_MASK; |
|
701 break; |
|
702 } |
|
703 udelay(100); |
|
704 } |
|
705 |
|
706 return value; |
|
707 } |
|
708 |
|
709 static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr) |
|
710 { |
|
711 RTL_W16(IntrMask, 0x0000); |
|
712 |
|
713 RTL_W16(IntrStatus, 0xffff); |
|
714 } |
|
715 |
|
716 static void rtl8169_asic_down(void __iomem *ioaddr) |
|
717 { |
|
718 RTL_W8(ChipCmd, 0x00); |
|
719 rtl8169_irq_mask_and_ack(ioaddr); |
|
720 RTL_R16(CPlusCmd); |
|
721 } |
|
722 |
|
723 static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr) |
|
724 { |
|
725 return RTL_R32(TBICSR) & TBIReset; |
|
726 } |
|
727 |
|
728 static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr) |
|
729 { |
|
730 return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET; |
|
731 } |
|
732 |
|
733 static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr) |
|
734 { |
|
735 return RTL_R32(TBICSR) & TBILinkOk; |
|
736 } |
|
737 |
|
738 static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr) |
|
739 { |
|
740 return RTL_R8(PHYstatus) & LinkStatus; |
|
741 } |
|
742 |
|
743 static void rtl8169_tbi_reset_enable(void __iomem *ioaddr) |
|
744 { |
|
745 RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset); |
|
746 } |
|
747 |
|
748 static void rtl8169_xmii_reset_enable(void __iomem *ioaddr) |
|
749 { |
|
750 unsigned int val; |
|
751 |
|
752 val = mdio_read(ioaddr, MII_BMCR) | BMCR_RESET; |
|
753 mdio_write(ioaddr, MII_BMCR, val & 0xffff); |
|
754 } |
|
755 |
|
756 static void rtl8169_check_link_status(struct net_device *dev, |
|
757 struct rtl8169_private *tp, |
|
758 void __iomem *ioaddr) |
|
759 { |
|
760 unsigned long flags; |
|
761 |
|
762 spin_lock_irqsave(&tp->lock, flags); |
|
763 if (tp->link_ok(ioaddr)) { |
|
764 /* This is to cancel a scheduled suspend if there's one. */ |
|
765 pm_request_resume(&tp->pci_dev->dev); |
|
766 netif_carrier_on(dev); |
|
767 netif_info(tp, ifup, dev, "link up\n"); |
|
768 } else { |
|
769 netif_carrier_off(dev); |
|
770 netif_info(tp, ifdown, dev, "link down\n"); |
|
771 pm_schedule_suspend(&tp->pci_dev->dev, 100); |
|
772 } |
|
773 spin_unlock_irqrestore(&tp->lock, flags); |
|
774 } |
|
775 |
|
776 #define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST) |
|
777 |
|
778 static u32 __rtl8169_get_wol(struct rtl8169_private *tp) |
|
779 { |
|
780 void __iomem *ioaddr = tp->mmio_addr; |
|
781 u8 options; |
|
782 u32 wolopts = 0; |
|
783 |
|
784 options = RTL_R8(Config1); |
|
785 if (!(options & PMEnable)) |
|
786 return 0; |
|
787 |
|
788 options = RTL_R8(Config3); |
|
789 if (options & LinkUp) |
|
790 wolopts |= WAKE_PHY; |
|
791 if (options & MagicPacket) |
|
792 wolopts |= WAKE_MAGIC; |
|
793 |
|
794 options = RTL_R8(Config5); |
|
795 if (options & UWF) |
|
796 wolopts |= WAKE_UCAST; |
|
797 if (options & BWF) |
|
798 wolopts |= WAKE_BCAST; |
|
799 if (options & MWF) |
|
800 wolopts |= WAKE_MCAST; |
|
801 |
|
802 return wolopts; |
|
803 } |
|
804 |
|
805 static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) |
|
806 { |
|
807 struct rtl8169_private *tp = netdev_priv(dev); |
|
808 |
|
809 spin_lock_irq(&tp->lock); |
|
810 |
|
811 wol->supported = WAKE_ANY; |
|
812 wol->wolopts = __rtl8169_get_wol(tp); |
|
813 |
|
814 spin_unlock_irq(&tp->lock); |
|
815 } |
|
816 |
|
817 static void __rtl8169_set_wol(struct rtl8169_private *tp, u32 wolopts) |
|
818 { |
|
819 void __iomem *ioaddr = tp->mmio_addr; |
|
820 unsigned int i; |
|
821 static const struct { |
|
822 u32 opt; |
|
823 u16 reg; |
|
824 u8 mask; |
|
825 } cfg[] = { |
|
826 { WAKE_ANY, Config1, PMEnable }, |
|
827 { WAKE_PHY, Config3, LinkUp }, |
|
828 { WAKE_MAGIC, Config3, MagicPacket }, |
|
829 { WAKE_UCAST, Config5, UWF }, |
|
830 { WAKE_BCAST, Config5, BWF }, |
|
831 { WAKE_MCAST, Config5, MWF }, |
|
832 { WAKE_ANY, Config5, LanWake } |
|
833 }; |
|
834 |
|
835 RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
836 |
|
837 for (i = 0; i < ARRAY_SIZE(cfg); i++) { |
|
838 u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask; |
|
839 if (wolopts & cfg[i].opt) |
|
840 options |= cfg[i].mask; |
|
841 RTL_W8(cfg[i].reg, options); |
|
842 } |
|
843 |
|
844 RTL_W8(Cfg9346, Cfg9346_Lock); |
|
845 } |
|
846 |
|
847 static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) |
|
848 { |
|
849 struct rtl8169_private *tp = netdev_priv(dev); |
|
850 |
|
851 spin_lock_irq(&tp->lock); |
|
852 |
|
853 if (wol->wolopts) |
|
854 tp->features |= RTL_FEATURE_WOL; |
|
855 else |
|
856 tp->features &= ~RTL_FEATURE_WOL; |
|
857 __rtl8169_set_wol(tp, wol->wolopts); |
|
858 device_set_wakeup_enable(&tp->pci_dev->dev, wol->wolopts); |
|
859 |
|
860 spin_unlock_irq(&tp->lock); |
|
861 |
|
862 return 0; |
|
863 } |
|
864 |
|
865 static void rtl8169_get_drvinfo(struct net_device *dev, |
|
866 struct ethtool_drvinfo *info) |
|
867 { |
|
868 struct rtl8169_private *tp = netdev_priv(dev); |
|
869 |
|
870 strcpy(info->driver, MODULENAME); |
|
871 strcpy(info->version, RTL8169_VERSION); |
|
872 strcpy(info->bus_info, pci_name(tp->pci_dev)); |
|
873 } |
|
874 |
|
875 static int rtl8169_get_regs_len(struct net_device *dev) |
|
876 { |
|
877 return R8169_REGS_SIZE; |
|
878 } |
|
879 |
|
880 static int rtl8169_set_speed_tbi(struct net_device *dev, |
|
881 u8 autoneg, u16 speed, u8 duplex) |
|
882 { |
|
883 struct rtl8169_private *tp = netdev_priv(dev); |
|
884 void __iomem *ioaddr = tp->mmio_addr; |
|
885 int ret = 0; |
|
886 u32 reg; |
|
887 |
|
888 reg = RTL_R32(TBICSR); |
|
889 if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) && |
|
890 (duplex == DUPLEX_FULL)) { |
|
891 RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart)); |
|
892 } else if (autoneg == AUTONEG_ENABLE) |
|
893 RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart); |
|
894 else { |
|
895 netif_warn(tp, link, dev, |
|
896 "incorrect speed setting refused in TBI mode\n"); |
|
897 ret = -EOPNOTSUPP; |
|
898 } |
|
899 |
|
900 return ret; |
|
901 } |
|
902 |
|
903 static int rtl8169_set_speed_xmii(struct net_device *dev, |
|
904 u8 autoneg, u16 speed, u8 duplex) |
|
905 { |
|
906 struct rtl8169_private *tp = netdev_priv(dev); |
|
907 void __iomem *ioaddr = tp->mmio_addr; |
|
908 int giga_ctrl, bmcr; |
|
909 |
|
910 if (autoneg == AUTONEG_ENABLE) { |
|
911 int auto_nego; |
|
912 |
|
913 auto_nego = mdio_read(ioaddr, MII_ADVERTISE); |
|
914 auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL | |
|
915 ADVERTISE_100HALF | ADVERTISE_100FULL); |
|
916 auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; |
|
917 |
|
918 giga_ctrl = mdio_read(ioaddr, MII_CTRL1000); |
|
919 giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF); |
|
920 |
|
921 /* The 8100e/8101e/8102e do Fast Ethernet only. */ |
|
922 if ((tp->mac_version != RTL_GIGA_MAC_VER_07) && |
|
923 (tp->mac_version != RTL_GIGA_MAC_VER_08) && |
|
924 (tp->mac_version != RTL_GIGA_MAC_VER_09) && |
|
925 (tp->mac_version != RTL_GIGA_MAC_VER_10) && |
|
926 (tp->mac_version != RTL_GIGA_MAC_VER_13) && |
|
927 (tp->mac_version != RTL_GIGA_MAC_VER_14) && |
|
928 (tp->mac_version != RTL_GIGA_MAC_VER_15) && |
|
929 (tp->mac_version != RTL_GIGA_MAC_VER_16)) { |
|
930 giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; |
|
931 } else { |
|
932 netif_info(tp, link, dev, |
|
933 "PHY does not support 1000Mbps\n"); |
|
934 } |
|
935 |
|
936 bmcr = BMCR_ANENABLE | BMCR_ANRESTART; |
|
937 |
|
938 if ((tp->mac_version == RTL_GIGA_MAC_VER_11) || |
|
939 (tp->mac_version == RTL_GIGA_MAC_VER_12) || |
|
940 (tp->mac_version >= RTL_GIGA_MAC_VER_17)) { |
|
941 /* |
|
942 * Wake up the PHY. |
|
943 * Vendor specific (0x1f) and reserved (0x0e) MII |
|
944 * registers. |
|
945 */ |
|
946 mdio_write(ioaddr, 0x1f, 0x0000); |
|
947 mdio_write(ioaddr, 0x0e, 0x0000); |
|
948 } |
|
949 |
|
950 mdio_write(ioaddr, MII_ADVERTISE, auto_nego); |
|
951 mdio_write(ioaddr, MII_CTRL1000, giga_ctrl); |
|
952 } else { |
|
953 giga_ctrl = 0; |
|
954 |
|
955 if (speed == SPEED_10) |
|
956 bmcr = 0; |
|
957 else if (speed == SPEED_100) |
|
958 bmcr = BMCR_SPEED100; |
|
959 else |
|
960 return -EINVAL; |
|
961 |
|
962 if (duplex == DUPLEX_FULL) |
|
963 bmcr |= BMCR_FULLDPLX; |
|
964 |
|
965 mdio_write(ioaddr, 0x1f, 0x0000); |
|
966 } |
|
967 |
|
968 tp->phy_1000_ctrl_reg = giga_ctrl; |
|
969 |
|
970 mdio_write(ioaddr, MII_BMCR, bmcr); |
|
971 |
|
972 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) || |
|
973 (tp->mac_version == RTL_GIGA_MAC_VER_03)) { |
|
974 if ((speed == SPEED_100) && (autoneg != AUTONEG_ENABLE)) { |
|
975 mdio_write(ioaddr, 0x17, 0x2138); |
|
976 mdio_write(ioaddr, 0x0e, 0x0260); |
|
977 } else { |
|
978 mdio_write(ioaddr, 0x17, 0x2108); |
|
979 mdio_write(ioaddr, 0x0e, 0x0000); |
|
980 } |
|
981 } |
|
982 |
|
983 return 0; |
|
984 } |
|
985 |
|
986 static int rtl8169_set_speed(struct net_device *dev, |
|
987 u8 autoneg, u16 speed, u8 duplex) |
|
988 { |
|
989 struct rtl8169_private *tp = netdev_priv(dev); |
|
990 int ret; |
|
991 |
|
992 ret = tp->set_speed(dev, autoneg, speed, duplex); |
|
993 |
|
994 if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)) |
|
995 mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT); |
|
996 |
|
997 return ret; |
|
998 } |
|
999 |
|
1000 static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) |
|
1001 { |
|
1002 struct rtl8169_private *tp = netdev_priv(dev); |
|
1003 unsigned long flags; |
|
1004 int ret; |
|
1005 |
|
1006 spin_lock_irqsave(&tp->lock, flags); |
|
1007 ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex); |
|
1008 spin_unlock_irqrestore(&tp->lock, flags); |
|
1009 |
|
1010 return ret; |
|
1011 } |
|
1012 |
|
1013 static u32 rtl8169_get_rx_csum(struct net_device *dev) |
|
1014 { |
|
1015 struct rtl8169_private *tp = netdev_priv(dev); |
|
1016 |
|
1017 return tp->cp_cmd & RxChkSum; |
|
1018 } |
|
1019 |
|
1020 static int rtl8169_set_rx_csum(struct net_device *dev, u32 data) |
|
1021 { |
|
1022 struct rtl8169_private *tp = netdev_priv(dev); |
|
1023 void __iomem *ioaddr = tp->mmio_addr; |
|
1024 unsigned long flags; |
|
1025 |
|
1026 spin_lock_irqsave(&tp->lock, flags); |
|
1027 |
|
1028 if (data) |
|
1029 tp->cp_cmd |= RxChkSum; |
|
1030 else |
|
1031 tp->cp_cmd &= ~RxChkSum; |
|
1032 |
|
1033 RTL_W16(CPlusCmd, tp->cp_cmd); |
|
1034 RTL_R16(CPlusCmd); |
|
1035 |
|
1036 spin_unlock_irqrestore(&tp->lock, flags); |
|
1037 |
|
1038 return 0; |
|
1039 } |
|
1040 |
|
1041 #ifdef CONFIG_R8169_VLAN |
|
1042 |
|
1043 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp, |
|
1044 struct sk_buff *skb) |
|
1045 { |
|
1046 return (tp->vlgrp && vlan_tx_tag_present(skb)) ? |
|
1047 TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00; |
|
1048 } |
|
1049 |
|
1050 static void rtl8169_vlan_rx_register(struct net_device *dev, |
|
1051 struct vlan_group *grp) |
|
1052 { |
|
1053 struct rtl8169_private *tp = netdev_priv(dev); |
|
1054 void __iomem *ioaddr = tp->mmio_addr; |
|
1055 unsigned long flags; |
|
1056 |
|
1057 spin_lock_irqsave(&tp->lock, flags); |
|
1058 tp->vlgrp = grp; |
|
1059 /* |
|
1060 * Do not disable RxVlan on 8110SCd. |
|
1061 */ |
|
1062 if (tp->vlgrp || (tp->mac_version == RTL_GIGA_MAC_VER_05)) |
|
1063 tp->cp_cmd |= RxVlan; |
|
1064 else |
|
1065 tp->cp_cmd &= ~RxVlan; |
|
1066 RTL_W16(CPlusCmd, tp->cp_cmd); |
|
1067 RTL_R16(CPlusCmd); |
|
1068 spin_unlock_irqrestore(&tp->lock, flags); |
|
1069 } |
|
1070 |
|
1071 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc, |
|
1072 struct sk_buff *skb, int polling) |
|
1073 { |
|
1074 u32 opts2 = le32_to_cpu(desc->opts2); |
|
1075 struct vlan_group *vlgrp = tp->vlgrp; |
|
1076 int ret; |
|
1077 |
|
1078 if (vlgrp && (opts2 & RxVlanTag)) { |
|
1079 __vlan_hwaccel_rx(skb, vlgrp, swab16(opts2 & 0xffff), polling); |
|
1080 ret = 0; |
|
1081 } else |
|
1082 ret = -1; |
|
1083 desc->opts2 = 0; |
|
1084 return ret; |
|
1085 } |
|
1086 |
|
1087 #else /* !CONFIG_R8169_VLAN */ |
|
1088 |
|
1089 static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp, |
|
1090 struct sk_buff *skb) |
|
1091 { |
|
1092 return 0; |
|
1093 } |
|
1094 |
|
1095 static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc, |
|
1096 struct sk_buff *skb, int polling) |
|
1097 { |
|
1098 return -1; |
|
1099 } |
|
1100 |
|
1101 #endif |
|
1102 |
|
1103 static int rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd) |
|
1104 { |
|
1105 struct rtl8169_private *tp = netdev_priv(dev); |
|
1106 void __iomem *ioaddr = tp->mmio_addr; |
|
1107 u32 status; |
|
1108 |
|
1109 cmd->supported = |
|
1110 SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE; |
|
1111 cmd->port = PORT_FIBRE; |
|
1112 cmd->transceiver = XCVR_INTERNAL; |
|
1113 |
|
1114 status = RTL_R32(TBICSR); |
|
1115 cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0; |
|
1116 cmd->autoneg = !!(status & TBINwEnable); |
|
1117 |
|
1118 cmd->speed = SPEED_1000; |
|
1119 cmd->duplex = DUPLEX_FULL; /* Always set */ |
|
1120 |
|
1121 return 0; |
|
1122 } |
|
1123 |
|
1124 static int rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd) |
|
1125 { |
|
1126 struct rtl8169_private *tp = netdev_priv(dev); |
|
1127 |
|
1128 return mii_ethtool_gset(&tp->mii, cmd); |
|
1129 } |
|
1130 |
|
1131 static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) |
|
1132 { |
|
1133 struct rtl8169_private *tp = netdev_priv(dev); |
|
1134 unsigned long flags; |
|
1135 int rc; |
|
1136 |
|
1137 spin_lock_irqsave(&tp->lock, flags); |
|
1138 |
|
1139 rc = tp->get_settings(dev, cmd); |
|
1140 |
|
1141 spin_unlock_irqrestore(&tp->lock, flags); |
|
1142 return rc; |
|
1143 } |
|
1144 |
|
1145 static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs, |
|
1146 void *p) |
|
1147 { |
|
1148 struct rtl8169_private *tp = netdev_priv(dev); |
|
1149 unsigned long flags; |
|
1150 |
|
1151 if (regs->len > R8169_REGS_SIZE) |
|
1152 regs->len = R8169_REGS_SIZE; |
|
1153 |
|
1154 spin_lock_irqsave(&tp->lock, flags); |
|
1155 memcpy_fromio(p, tp->mmio_addr, regs->len); |
|
1156 spin_unlock_irqrestore(&tp->lock, flags); |
|
1157 } |
|
1158 |
|
1159 static u32 rtl8169_get_msglevel(struct net_device *dev) |
|
1160 { |
|
1161 struct rtl8169_private *tp = netdev_priv(dev); |
|
1162 |
|
1163 return tp->msg_enable; |
|
1164 } |
|
1165 |
|
1166 static void rtl8169_set_msglevel(struct net_device *dev, u32 value) |
|
1167 { |
|
1168 struct rtl8169_private *tp = netdev_priv(dev); |
|
1169 |
|
1170 tp->msg_enable = value; |
|
1171 } |
|
1172 |
|
1173 static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = { |
|
1174 "tx_packets", |
|
1175 "rx_packets", |
|
1176 "tx_errors", |
|
1177 "rx_errors", |
|
1178 "rx_missed", |
|
1179 "align_errors", |
|
1180 "tx_single_collisions", |
|
1181 "tx_multi_collisions", |
|
1182 "unicast", |
|
1183 "broadcast", |
|
1184 "multicast", |
|
1185 "tx_aborted", |
|
1186 "tx_underrun", |
|
1187 }; |
|
1188 |
|
1189 static int rtl8169_get_sset_count(struct net_device *dev, int sset) |
|
1190 { |
|
1191 switch (sset) { |
|
1192 case ETH_SS_STATS: |
|
1193 return ARRAY_SIZE(rtl8169_gstrings); |
|
1194 default: |
|
1195 return -EOPNOTSUPP; |
|
1196 } |
|
1197 } |
|
1198 |
|
1199 static void rtl8169_update_counters(struct net_device *dev) |
|
1200 { |
|
1201 struct rtl8169_private *tp = netdev_priv(dev); |
|
1202 void __iomem *ioaddr = tp->mmio_addr; |
|
1203 struct rtl8169_counters *counters; |
|
1204 dma_addr_t paddr; |
|
1205 u32 cmd; |
|
1206 int wait = 1000; |
|
1207 |
|
1208 /* |
|
1209 * Some chips are unable to dump tally counters when the receiver |
|
1210 * is disabled. |
|
1211 */ |
|
1212 if ((RTL_R8(ChipCmd) & CmdRxEnb) == 0) |
|
1213 return; |
|
1214 |
|
1215 counters = dma_alloc_coherent(&tp->pci_dev->dev, sizeof(*counters), |
|
1216 &paddr, GFP_KERNEL); |
|
1217 if (!counters) |
|
1218 return; |
|
1219 |
|
1220 RTL_W32(CounterAddrHigh, (u64)paddr >> 32); |
|
1221 cmd = (u64)paddr & DMA_BIT_MASK(32); |
|
1222 RTL_W32(CounterAddrLow, cmd); |
|
1223 RTL_W32(CounterAddrLow, cmd | CounterDump); |
|
1224 |
|
1225 while (wait--) { |
|
1226 if ((RTL_R32(CounterAddrLow) & CounterDump) == 0) { |
|
1227 /* copy updated counters */ |
|
1228 memcpy(&tp->counters, counters, sizeof(*counters)); |
|
1229 break; |
|
1230 } |
|
1231 udelay(10); |
|
1232 } |
|
1233 |
|
1234 RTL_W32(CounterAddrLow, 0); |
|
1235 RTL_W32(CounterAddrHigh, 0); |
|
1236 |
|
1237 dma_free_coherent(&tp->pci_dev->dev, sizeof(*counters), counters, |
|
1238 paddr); |
|
1239 } |
|
1240 |
|
1241 static void rtl8169_get_ethtool_stats(struct net_device *dev, |
|
1242 struct ethtool_stats *stats, u64 *data) |
|
1243 { |
|
1244 struct rtl8169_private *tp = netdev_priv(dev); |
|
1245 |
|
1246 ASSERT_RTNL(); |
|
1247 |
|
1248 rtl8169_update_counters(dev); |
|
1249 |
|
1250 data[0] = le64_to_cpu(tp->counters.tx_packets); |
|
1251 data[1] = le64_to_cpu(tp->counters.rx_packets); |
|
1252 data[2] = le64_to_cpu(tp->counters.tx_errors); |
|
1253 data[3] = le32_to_cpu(tp->counters.rx_errors); |
|
1254 data[4] = le16_to_cpu(tp->counters.rx_missed); |
|
1255 data[5] = le16_to_cpu(tp->counters.align_errors); |
|
1256 data[6] = le32_to_cpu(tp->counters.tx_one_collision); |
|
1257 data[7] = le32_to_cpu(tp->counters.tx_multi_collision); |
|
1258 data[8] = le64_to_cpu(tp->counters.rx_unicast); |
|
1259 data[9] = le64_to_cpu(tp->counters.rx_broadcast); |
|
1260 data[10] = le32_to_cpu(tp->counters.rx_multicast); |
|
1261 data[11] = le16_to_cpu(tp->counters.tx_aborted); |
|
1262 data[12] = le16_to_cpu(tp->counters.tx_underun); |
|
1263 } |
|
1264 |
|
1265 static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data) |
|
1266 { |
|
1267 switch(stringset) { |
|
1268 case ETH_SS_STATS: |
|
1269 memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings)); |
|
1270 break; |
|
1271 } |
|
1272 } |
|
1273 |
|
1274 static const struct ethtool_ops rtl8169_ethtool_ops = { |
|
1275 .get_drvinfo = rtl8169_get_drvinfo, |
|
1276 .get_regs_len = rtl8169_get_regs_len, |
|
1277 .get_link = ethtool_op_get_link, |
|
1278 .get_settings = rtl8169_get_settings, |
|
1279 .set_settings = rtl8169_set_settings, |
|
1280 .get_msglevel = rtl8169_get_msglevel, |
|
1281 .set_msglevel = rtl8169_set_msglevel, |
|
1282 .get_rx_csum = rtl8169_get_rx_csum, |
|
1283 .set_rx_csum = rtl8169_set_rx_csum, |
|
1284 .set_tx_csum = ethtool_op_set_tx_csum, |
|
1285 .set_sg = ethtool_op_set_sg, |
|
1286 .set_tso = ethtool_op_set_tso, |
|
1287 .get_regs = rtl8169_get_regs, |
|
1288 .get_wol = rtl8169_get_wol, |
|
1289 .set_wol = rtl8169_set_wol, |
|
1290 .get_strings = rtl8169_get_strings, |
|
1291 .get_sset_count = rtl8169_get_sset_count, |
|
1292 .get_ethtool_stats = rtl8169_get_ethtool_stats, |
|
1293 }; |
|
1294 |
|
1295 static void rtl8169_get_mac_version(struct rtl8169_private *tp, |
|
1296 void __iomem *ioaddr) |
|
1297 { |
|
1298 /* |
|
1299 * The driver currently handles the 8168Bf and the 8168Be identically |
|
1300 * but they can be identified more specifically through the test below |
|
1301 * if needed: |
|
1302 * |
|
1303 * (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be |
|
1304 * |
|
1305 * Same thing for the 8101Eb and the 8101Ec: |
|
1306 * |
|
1307 * (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec |
|
1308 */ |
|
1309 static const struct { |
|
1310 u32 mask; |
|
1311 u32 val; |
|
1312 int mac_version; |
|
1313 } mac_info[] = { |
|
1314 /* 8168D family. */ |
|
1315 { 0x7cf00000, 0x28300000, RTL_GIGA_MAC_VER_26 }, |
|
1316 { 0x7cf00000, 0x28100000, RTL_GIGA_MAC_VER_25 }, |
|
1317 { 0x7c800000, 0x28800000, RTL_GIGA_MAC_VER_27 }, |
|
1318 { 0x7c800000, 0x28000000, RTL_GIGA_MAC_VER_26 }, |
|
1319 |
|
1320 /* 8168C family. */ |
|
1321 { 0x7cf00000, 0x3cb00000, RTL_GIGA_MAC_VER_24 }, |
|
1322 { 0x7cf00000, 0x3c900000, RTL_GIGA_MAC_VER_23 }, |
|
1323 { 0x7cf00000, 0x3c800000, RTL_GIGA_MAC_VER_18 }, |
|
1324 { 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_24 }, |
|
1325 { 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 }, |
|
1326 { 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 }, |
|
1327 { 0x7cf00000, 0x3c300000, RTL_GIGA_MAC_VER_21 }, |
|
1328 { 0x7cf00000, 0x3c400000, RTL_GIGA_MAC_VER_22 }, |
|
1329 { 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_22 }, |
|
1330 |
|
1331 /* 8168B family. */ |
|
1332 { 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 }, |
|
1333 { 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 }, |
|
1334 { 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 }, |
|
1335 { 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 }, |
|
1336 |
|
1337 /* 8101 family. */ |
|
1338 { 0x7cf00000, 0x34a00000, RTL_GIGA_MAC_VER_09 }, |
|
1339 { 0x7cf00000, 0x24a00000, RTL_GIGA_MAC_VER_09 }, |
|
1340 { 0x7cf00000, 0x34900000, RTL_GIGA_MAC_VER_08 }, |
|
1341 { 0x7cf00000, 0x24900000, RTL_GIGA_MAC_VER_08 }, |
|
1342 { 0x7cf00000, 0x34800000, RTL_GIGA_MAC_VER_07 }, |
|
1343 { 0x7cf00000, 0x24800000, RTL_GIGA_MAC_VER_07 }, |
|
1344 { 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 }, |
|
1345 { 0x7cf00000, 0x34300000, RTL_GIGA_MAC_VER_10 }, |
|
1346 { 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 }, |
|
1347 { 0x7c800000, 0x34800000, RTL_GIGA_MAC_VER_09 }, |
|
1348 { 0x7c800000, 0x24800000, RTL_GIGA_MAC_VER_09 }, |
|
1349 { 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 }, |
|
1350 /* FIXME: where did these entries come from ? -- FR */ |
|
1351 { 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 }, |
|
1352 { 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 }, |
|
1353 |
|
1354 /* 8110 family. */ |
|
1355 { 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 }, |
|
1356 { 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 }, |
|
1357 { 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 }, |
|
1358 { 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 }, |
|
1359 { 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 }, |
|
1360 { 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 }, |
|
1361 |
|
1362 /* Catch-all */ |
|
1363 { 0x00000000, 0x00000000, RTL_GIGA_MAC_NONE } |
|
1364 }, *p = mac_info; |
|
1365 u32 reg; |
|
1366 |
|
1367 reg = RTL_R32(TxConfig); |
|
1368 while ((reg & p->mask) != p->val) |
|
1369 p++; |
|
1370 tp->mac_version = p->mac_version; |
|
1371 } |
|
1372 |
|
1373 static void rtl8169_print_mac_version(struct rtl8169_private *tp) |
|
1374 { |
|
1375 dprintk("mac_version = 0x%02x\n", tp->mac_version); |
|
1376 } |
|
1377 |
|
1378 struct phy_reg { |
|
1379 u16 reg; |
|
1380 u16 val; |
|
1381 }; |
|
1382 |
|
1383 static void rtl_phy_write(void __iomem *ioaddr, const struct phy_reg *regs, int len) |
|
1384 { |
|
1385 while (len-- > 0) { |
|
1386 mdio_write(ioaddr, regs->reg, regs->val); |
|
1387 regs++; |
|
1388 } |
|
1389 } |
|
1390 |
|
1391 static void rtl8169s_hw_phy_config(void __iomem *ioaddr) |
|
1392 { |
|
1393 static const struct phy_reg phy_reg_init[] = { |
|
1394 { 0x1f, 0x0001 }, |
|
1395 { 0x06, 0x006e }, |
|
1396 { 0x08, 0x0708 }, |
|
1397 { 0x15, 0x4000 }, |
|
1398 { 0x18, 0x65c7 }, |
|
1399 |
|
1400 { 0x1f, 0x0001 }, |
|
1401 { 0x03, 0x00a1 }, |
|
1402 { 0x02, 0x0008 }, |
|
1403 { 0x01, 0x0120 }, |
|
1404 { 0x00, 0x1000 }, |
|
1405 { 0x04, 0x0800 }, |
|
1406 { 0x04, 0x0000 }, |
|
1407 |
|
1408 { 0x03, 0xff41 }, |
|
1409 { 0x02, 0xdf60 }, |
|
1410 { 0x01, 0x0140 }, |
|
1411 { 0x00, 0x0077 }, |
|
1412 { 0x04, 0x7800 }, |
|
1413 { 0x04, 0x7000 }, |
|
1414 |
|
1415 { 0x03, 0x802f }, |
|
1416 { 0x02, 0x4f02 }, |
|
1417 { 0x01, 0x0409 }, |
|
1418 { 0x00, 0xf0f9 }, |
|
1419 { 0x04, 0x9800 }, |
|
1420 { 0x04, 0x9000 }, |
|
1421 |
|
1422 { 0x03, 0xdf01 }, |
|
1423 { 0x02, 0xdf20 }, |
|
1424 { 0x01, 0xff95 }, |
|
1425 { 0x00, 0xba00 }, |
|
1426 { 0x04, 0xa800 }, |
|
1427 { 0x04, 0xa000 }, |
|
1428 |
|
1429 { 0x03, 0xff41 }, |
|
1430 { 0x02, 0xdf20 }, |
|
1431 { 0x01, 0x0140 }, |
|
1432 { 0x00, 0x00bb }, |
|
1433 { 0x04, 0xb800 }, |
|
1434 { 0x04, 0xb000 }, |
|
1435 |
|
1436 { 0x03, 0xdf41 }, |
|
1437 { 0x02, 0xdc60 }, |
|
1438 { 0x01, 0x6340 }, |
|
1439 { 0x00, 0x007d }, |
|
1440 { 0x04, 0xd800 }, |
|
1441 { 0x04, 0xd000 }, |
|
1442 |
|
1443 { 0x03, 0xdf01 }, |
|
1444 { 0x02, 0xdf20 }, |
|
1445 { 0x01, 0x100a }, |
|
1446 { 0x00, 0xa0ff }, |
|
1447 { 0x04, 0xf800 }, |
|
1448 { 0x04, 0xf000 }, |
|
1449 |
|
1450 { 0x1f, 0x0000 }, |
|
1451 { 0x0b, 0x0000 }, |
|
1452 { 0x00, 0x9200 } |
|
1453 }; |
|
1454 |
|
1455 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1456 } |
|
1457 |
|
1458 static void rtl8169sb_hw_phy_config(void __iomem *ioaddr) |
|
1459 { |
|
1460 static const struct phy_reg phy_reg_init[] = { |
|
1461 { 0x1f, 0x0002 }, |
|
1462 { 0x01, 0x90d0 }, |
|
1463 { 0x1f, 0x0000 } |
|
1464 }; |
|
1465 |
|
1466 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1467 } |
|
1468 |
|
1469 static void rtl8169scd_hw_phy_config_quirk(struct rtl8169_private *tp, |
|
1470 void __iomem *ioaddr) |
|
1471 { |
|
1472 struct pci_dev *pdev = tp->pci_dev; |
|
1473 u16 vendor_id, device_id; |
|
1474 |
|
1475 pci_read_config_word(pdev, PCI_SUBSYSTEM_VENDOR_ID, &vendor_id); |
|
1476 pci_read_config_word(pdev, PCI_SUBSYSTEM_ID, &device_id); |
|
1477 |
|
1478 if ((vendor_id != PCI_VENDOR_ID_GIGABYTE) || (device_id != 0xe000)) |
|
1479 return; |
|
1480 |
|
1481 mdio_write(ioaddr, 0x1f, 0x0001); |
|
1482 mdio_write(ioaddr, 0x10, 0xf01b); |
|
1483 mdio_write(ioaddr, 0x1f, 0x0000); |
|
1484 } |
|
1485 |
|
1486 static void rtl8169scd_hw_phy_config(struct rtl8169_private *tp, |
|
1487 void __iomem *ioaddr) |
|
1488 { |
|
1489 static const struct phy_reg phy_reg_init[] = { |
|
1490 { 0x1f, 0x0001 }, |
|
1491 { 0x04, 0x0000 }, |
|
1492 { 0x03, 0x00a1 }, |
|
1493 { 0x02, 0x0008 }, |
|
1494 { 0x01, 0x0120 }, |
|
1495 { 0x00, 0x1000 }, |
|
1496 { 0x04, 0x0800 }, |
|
1497 { 0x04, 0x9000 }, |
|
1498 { 0x03, 0x802f }, |
|
1499 { 0x02, 0x4f02 }, |
|
1500 { 0x01, 0x0409 }, |
|
1501 { 0x00, 0xf099 }, |
|
1502 { 0x04, 0x9800 }, |
|
1503 { 0x04, 0xa000 }, |
|
1504 { 0x03, 0xdf01 }, |
|
1505 { 0x02, 0xdf20 }, |
|
1506 { 0x01, 0xff95 }, |
|
1507 { 0x00, 0xba00 }, |
|
1508 { 0x04, 0xa800 }, |
|
1509 { 0x04, 0xf000 }, |
|
1510 { 0x03, 0xdf01 }, |
|
1511 { 0x02, 0xdf20 }, |
|
1512 { 0x01, 0x101a }, |
|
1513 { 0x00, 0xa0ff }, |
|
1514 { 0x04, 0xf800 }, |
|
1515 { 0x04, 0x0000 }, |
|
1516 { 0x1f, 0x0000 }, |
|
1517 |
|
1518 { 0x1f, 0x0001 }, |
|
1519 { 0x10, 0xf41b }, |
|
1520 { 0x14, 0xfb54 }, |
|
1521 { 0x18, 0xf5c7 }, |
|
1522 { 0x1f, 0x0000 }, |
|
1523 |
|
1524 { 0x1f, 0x0001 }, |
|
1525 { 0x17, 0x0cc0 }, |
|
1526 { 0x1f, 0x0000 } |
|
1527 }; |
|
1528 |
|
1529 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1530 |
|
1531 rtl8169scd_hw_phy_config_quirk(tp, ioaddr); |
|
1532 } |
|
1533 |
|
1534 static void rtl8169sce_hw_phy_config(void __iomem *ioaddr) |
|
1535 { |
|
1536 static const struct phy_reg phy_reg_init[] = { |
|
1537 { 0x1f, 0x0001 }, |
|
1538 { 0x04, 0x0000 }, |
|
1539 { 0x03, 0x00a1 }, |
|
1540 { 0x02, 0x0008 }, |
|
1541 { 0x01, 0x0120 }, |
|
1542 { 0x00, 0x1000 }, |
|
1543 { 0x04, 0x0800 }, |
|
1544 { 0x04, 0x9000 }, |
|
1545 { 0x03, 0x802f }, |
|
1546 { 0x02, 0x4f02 }, |
|
1547 { 0x01, 0x0409 }, |
|
1548 { 0x00, 0xf099 }, |
|
1549 { 0x04, 0x9800 }, |
|
1550 { 0x04, 0xa000 }, |
|
1551 { 0x03, 0xdf01 }, |
|
1552 { 0x02, 0xdf20 }, |
|
1553 { 0x01, 0xff95 }, |
|
1554 { 0x00, 0xba00 }, |
|
1555 { 0x04, 0xa800 }, |
|
1556 { 0x04, 0xf000 }, |
|
1557 { 0x03, 0xdf01 }, |
|
1558 { 0x02, 0xdf20 }, |
|
1559 { 0x01, 0x101a }, |
|
1560 { 0x00, 0xa0ff }, |
|
1561 { 0x04, 0xf800 }, |
|
1562 { 0x04, 0x0000 }, |
|
1563 { 0x1f, 0x0000 }, |
|
1564 |
|
1565 { 0x1f, 0x0001 }, |
|
1566 { 0x0b, 0x8480 }, |
|
1567 { 0x1f, 0x0000 }, |
|
1568 |
|
1569 { 0x1f, 0x0001 }, |
|
1570 { 0x18, 0x67c7 }, |
|
1571 { 0x04, 0x2000 }, |
|
1572 { 0x03, 0x002f }, |
|
1573 { 0x02, 0x4360 }, |
|
1574 { 0x01, 0x0109 }, |
|
1575 { 0x00, 0x3022 }, |
|
1576 { 0x04, 0x2800 }, |
|
1577 { 0x1f, 0x0000 }, |
|
1578 |
|
1579 { 0x1f, 0x0001 }, |
|
1580 { 0x17, 0x0cc0 }, |
|
1581 { 0x1f, 0x0000 } |
|
1582 }; |
|
1583 |
|
1584 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1585 } |
|
1586 |
|
1587 static void rtl8168bb_hw_phy_config(void __iomem *ioaddr) |
|
1588 { |
|
1589 static const struct phy_reg phy_reg_init[] = { |
|
1590 { 0x10, 0xf41b }, |
|
1591 { 0x1f, 0x0000 } |
|
1592 }; |
|
1593 |
|
1594 mdio_write(ioaddr, 0x1f, 0x0001); |
|
1595 mdio_patch(ioaddr, 0x16, 1 << 0); |
|
1596 |
|
1597 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1598 } |
|
1599 |
|
1600 static void rtl8168bef_hw_phy_config(void __iomem *ioaddr) |
|
1601 { |
|
1602 static const struct phy_reg phy_reg_init[] = { |
|
1603 { 0x1f, 0x0001 }, |
|
1604 { 0x10, 0xf41b }, |
|
1605 { 0x1f, 0x0000 } |
|
1606 }; |
|
1607 |
|
1608 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1609 } |
|
1610 |
|
1611 static void rtl8168cp_1_hw_phy_config(void __iomem *ioaddr) |
|
1612 { |
|
1613 static const struct phy_reg phy_reg_init[] = { |
|
1614 { 0x1f, 0x0000 }, |
|
1615 { 0x1d, 0x0f00 }, |
|
1616 { 0x1f, 0x0002 }, |
|
1617 { 0x0c, 0x1ec8 }, |
|
1618 { 0x1f, 0x0000 } |
|
1619 }; |
|
1620 |
|
1621 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1622 } |
|
1623 |
|
1624 static void rtl8168cp_2_hw_phy_config(void __iomem *ioaddr) |
|
1625 { |
|
1626 static const struct phy_reg phy_reg_init[] = { |
|
1627 { 0x1f, 0x0001 }, |
|
1628 { 0x1d, 0x3d98 }, |
|
1629 { 0x1f, 0x0000 } |
|
1630 }; |
|
1631 |
|
1632 mdio_write(ioaddr, 0x1f, 0x0000); |
|
1633 mdio_patch(ioaddr, 0x14, 1 << 5); |
|
1634 mdio_patch(ioaddr, 0x0d, 1 << 5); |
|
1635 |
|
1636 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1637 } |
|
1638 |
|
1639 static void rtl8168c_1_hw_phy_config(void __iomem *ioaddr) |
|
1640 { |
|
1641 static const struct phy_reg phy_reg_init[] = { |
|
1642 { 0x1f, 0x0001 }, |
|
1643 { 0x12, 0x2300 }, |
|
1644 { 0x1f, 0x0002 }, |
|
1645 { 0x00, 0x88d4 }, |
|
1646 { 0x01, 0x82b1 }, |
|
1647 { 0x03, 0x7002 }, |
|
1648 { 0x08, 0x9e30 }, |
|
1649 { 0x09, 0x01f0 }, |
|
1650 { 0x0a, 0x5500 }, |
|
1651 { 0x0c, 0x00c8 }, |
|
1652 { 0x1f, 0x0003 }, |
|
1653 { 0x12, 0xc096 }, |
|
1654 { 0x16, 0x000a }, |
|
1655 { 0x1f, 0x0000 }, |
|
1656 { 0x1f, 0x0000 }, |
|
1657 { 0x09, 0x2000 }, |
|
1658 { 0x09, 0x0000 } |
|
1659 }; |
|
1660 |
|
1661 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1662 |
|
1663 mdio_patch(ioaddr, 0x14, 1 << 5); |
|
1664 mdio_patch(ioaddr, 0x0d, 1 << 5); |
|
1665 mdio_write(ioaddr, 0x1f, 0x0000); |
|
1666 } |
|
1667 |
|
1668 static void rtl8168c_2_hw_phy_config(void __iomem *ioaddr) |
|
1669 { |
|
1670 static const struct phy_reg phy_reg_init[] = { |
|
1671 { 0x1f, 0x0001 }, |
|
1672 { 0x12, 0x2300 }, |
|
1673 { 0x03, 0x802f }, |
|
1674 { 0x02, 0x4f02 }, |
|
1675 { 0x01, 0x0409 }, |
|
1676 { 0x00, 0xf099 }, |
|
1677 { 0x04, 0x9800 }, |
|
1678 { 0x04, 0x9000 }, |
|
1679 { 0x1d, 0x3d98 }, |
|
1680 { 0x1f, 0x0002 }, |
|
1681 { 0x0c, 0x7eb8 }, |
|
1682 { 0x06, 0x0761 }, |
|
1683 { 0x1f, 0x0003 }, |
|
1684 { 0x16, 0x0f0a }, |
|
1685 { 0x1f, 0x0000 } |
|
1686 }; |
|
1687 |
|
1688 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1689 |
|
1690 mdio_patch(ioaddr, 0x16, 1 << 0); |
|
1691 mdio_patch(ioaddr, 0x14, 1 << 5); |
|
1692 mdio_patch(ioaddr, 0x0d, 1 << 5); |
|
1693 mdio_write(ioaddr, 0x1f, 0x0000); |
|
1694 } |
|
1695 |
|
1696 static void rtl8168c_3_hw_phy_config(void __iomem *ioaddr) |
|
1697 { |
|
1698 static const struct phy_reg phy_reg_init[] = { |
|
1699 { 0x1f, 0x0001 }, |
|
1700 { 0x12, 0x2300 }, |
|
1701 { 0x1d, 0x3d98 }, |
|
1702 { 0x1f, 0x0002 }, |
|
1703 { 0x0c, 0x7eb8 }, |
|
1704 { 0x06, 0x5461 }, |
|
1705 { 0x1f, 0x0003 }, |
|
1706 { 0x16, 0x0f0a }, |
|
1707 { 0x1f, 0x0000 } |
|
1708 }; |
|
1709 |
|
1710 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1711 |
|
1712 mdio_patch(ioaddr, 0x16, 1 << 0); |
|
1713 mdio_patch(ioaddr, 0x14, 1 << 5); |
|
1714 mdio_patch(ioaddr, 0x0d, 1 << 5); |
|
1715 mdio_write(ioaddr, 0x1f, 0x0000); |
|
1716 } |
|
1717 |
|
1718 static void rtl8168c_4_hw_phy_config(void __iomem *ioaddr) |
|
1719 { |
|
1720 rtl8168c_3_hw_phy_config(ioaddr); |
|
1721 } |
|
1722 |
|
1723 static void rtl8168d_1_hw_phy_config(void __iomem *ioaddr) |
|
1724 { |
|
1725 static const struct phy_reg phy_reg_init_0[] = { |
|
1726 { 0x1f, 0x0001 }, |
|
1727 { 0x06, 0x4064 }, |
|
1728 { 0x07, 0x2863 }, |
|
1729 { 0x08, 0x059c }, |
|
1730 { 0x09, 0x26b4 }, |
|
1731 { 0x0a, 0x6a19 }, |
|
1732 { 0x0b, 0xdcc8 }, |
|
1733 { 0x10, 0xf06d }, |
|
1734 { 0x14, 0x7f68 }, |
|
1735 { 0x18, 0x7fd9 }, |
|
1736 { 0x1c, 0xf0ff }, |
|
1737 { 0x1d, 0x3d9c }, |
|
1738 { 0x1f, 0x0003 }, |
|
1739 { 0x12, 0xf49f }, |
|
1740 { 0x13, 0x070b }, |
|
1741 { 0x1a, 0x05ad }, |
|
1742 { 0x14, 0x94c0 } |
|
1743 }; |
|
1744 static const struct phy_reg phy_reg_init_1[] = { |
|
1745 { 0x1f, 0x0002 }, |
|
1746 { 0x06, 0x5561 }, |
|
1747 { 0x1f, 0x0005 }, |
|
1748 { 0x05, 0x8332 }, |
|
1749 { 0x06, 0x5561 } |
|
1750 }; |
|
1751 static const struct phy_reg phy_reg_init_2[] = { |
|
1752 { 0x1f, 0x0005 }, |
|
1753 { 0x05, 0xffc2 }, |
|
1754 { 0x1f, 0x0005 }, |
|
1755 { 0x05, 0x8000 }, |
|
1756 { 0x06, 0xf8f9 }, |
|
1757 { 0x06, 0xfaef }, |
|
1758 { 0x06, 0x59ee }, |
|
1759 { 0x06, 0xf8ea }, |
|
1760 { 0x06, 0x00ee }, |
|
1761 { 0x06, 0xf8eb }, |
|
1762 { 0x06, 0x00e0 }, |
|
1763 { 0x06, 0xf87c }, |
|
1764 { 0x06, 0xe1f8 }, |
|
1765 { 0x06, 0x7d59 }, |
|
1766 { 0x06, 0x0fef }, |
|
1767 { 0x06, 0x0139 }, |
|
1768 { 0x06, 0x029e }, |
|
1769 { 0x06, 0x06ef }, |
|
1770 { 0x06, 0x1039 }, |
|
1771 { 0x06, 0x089f }, |
|
1772 { 0x06, 0x2aee }, |
|
1773 { 0x06, 0xf8ea }, |
|
1774 { 0x06, 0x00ee }, |
|
1775 { 0x06, 0xf8eb }, |
|
1776 { 0x06, 0x01e0 }, |
|
1777 { 0x06, 0xf87c }, |
|
1778 { 0x06, 0xe1f8 }, |
|
1779 { 0x06, 0x7d58 }, |
|
1780 { 0x06, 0x409e }, |
|
1781 { 0x06, 0x0f39 }, |
|
1782 { 0x06, 0x46aa }, |
|
1783 { 0x06, 0x0bbf }, |
|
1784 { 0x06, 0x8290 }, |
|
1785 { 0x06, 0xd682 }, |
|
1786 { 0x06, 0x9802 }, |
|
1787 { 0x06, 0x014f }, |
|
1788 { 0x06, 0xae09 }, |
|
1789 { 0x06, 0xbf82 }, |
|
1790 { 0x06, 0x98d6 }, |
|
1791 { 0x06, 0x82a0 }, |
|
1792 { 0x06, 0x0201 }, |
|
1793 { 0x06, 0x4fef }, |
|
1794 { 0x06, 0x95fe }, |
|
1795 { 0x06, 0xfdfc }, |
|
1796 { 0x06, 0x05f8 }, |
|
1797 { 0x06, 0xf9fa }, |
|
1798 { 0x06, 0xeef8 }, |
|
1799 { 0x06, 0xea00 }, |
|
1800 { 0x06, 0xeef8 }, |
|
1801 { 0x06, 0xeb00 }, |
|
1802 { 0x06, 0xe2f8 }, |
|
1803 { 0x06, 0x7ce3 }, |
|
1804 { 0x06, 0xf87d }, |
|
1805 { 0x06, 0xa511 }, |
|
1806 { 0x06, 0x1112 }, |
|
1807 { 0x06, 0xd240 }, |
|
1808 { 0x06, 0xd644 }, |
|
1809 { 0x06, 0x4402 }, |
|
1810 { 0x06, 0x8217 }, |
|
1811 { 0x06, 0xd2a0 }, |
|
1812 { 0x06, 0xd6aa }, |
|
1813 { 0x06, 0xaa02 }, |
|
1814 { 0x06, 0x8217 }, |
|
1815 { 0x06, 0xae0f }, |
|
1816 { 0x06, 0xa544 }, |
|
1817 { 0x06, 0x4402 }, |
|
1818 { 0x06, 0xae4d }, |
|
1819 { 0x06, 0xa5aa }, |
|
1820 { 0x06, 0xaa02 }, |
|
1821 { 0x06, 0xae47 }, |
|
1822 { 0x06, 0xaf82 }, |
|
1823 { 0x06, 0x13ee }, |
|
1824 { 0x06, 0x834e }, |
|
1825 { 0x06, 0x00ee }, |
|
1826 { 0x06, 0x834d }, |
|
1827 { 0x06, 0x0fee }, |
|
1828 { 0x06, 0x834c }, |
|
1829 { 0x06, 0x0fee }, |
|
1830 { 0x06, 0x834f }, |
|
1831 { 0x06, 0x00ee }, |
|
1832 { 0x06, 0x8351 }, |
|
1833 { 0x06, 0x00ee }, |
|
1834 { 0x06, 0x834a }, |
|
1835 { 0x06, 0xffee }, |
|
1836 { 0x06, 0x834b }, |
|
1837 { 0x06, 0xffe0 }, |
|
1838 { 0x06, 0x8330 }, |
|
1839 { 0x06, 0xe183 }, |
|
1840 { 0x06, 0x3158 }, |
|
1841 { 0x06, 0xfee4 }, |
|
1842 { 0x06, 0xf88a }, |
|
1843 { 0x06, 0xe5f8 }, |
|
1844 { 0x06, 0x8be0 }, |
|
1845 { 0x06, 0x8332 }, |
|
1846 { 0x06, 0xe183 }, |
|
1847 { 0x06, 0x3359 }, |
|
1848 { 0x06, 0x0fe2 }, |
|
1849 { 0x06, 0x834d }, |
|
1850 { 0x06, 0x0c24 }, |
|
1851 { 0x06, 0x5af0 }, |
|
1852 { 0x06, 0x1e12 }, |
|
1853 { 0x06, 0xe4f8 }, |
|
1854 { 0x06, 0x8ce5 }, |
|
1855 { 0x06, 0xf88d }, |
|
1856 { 0x06, 0xaf82 }, |
|
1857 { 0x06, 0x13e0 }, |
|
1858 { 0x06, 0x834f }, |
|
1859 { 0x06, 0x10e4 }, |
|
1860 { 0x06, 0x834f }, |
|
1861 { 0x06, 0xe083 }, |
|
1862 { 0x06, 0x4e78 }, |
|
1863 { 0x06, 0x009f }, |
|
1864 { 0x06, 0x0ae0 }, |
|
1865 { 0x06, 0x834f }, |
|
1866 { 0x06, 0xa010 }, |
|
1867 { 0x06, 0xa5ee }, |
|
1868 { 0x06, 0x834e }, |
|
1869 { 0x06, 0x01e0 }, |
|
1870 { 0x06, 0x834e }, |
|
1871 { 0x06, 0x7805 }, |
|
1872 { 0x06, 0x9e9a }, |
|
1873 { 0x06, 0xe083 }, |
|
1874 { 0x06, 0x4e78 }, |
|
1875 { 0x06, 0x049e }, |
|
1876 { 0x06, 0x10e0 }, |
|
1877 { 0x06, 0x834e }, |
|
1878 { 0x06, 0x7803 }, |
|
1879 { 0x06, 0x9e0f }, |
|
1880 { 0x06, 0xe083 }, |
|
1881 { 0x06, 0x4e78 }, |
|
1882 { 0x06, 0x019e }, |
|
1883 { 0x06, 0x05ae }, |
|
1884 { 0x06, 0x0caf }, |
|
1885 { 0x06, 0x81f8 }, |
|
1886 { 0x06, 0xaf81 }, |
|
1887 { 0x06, 0xa3af }, |
|
1888 { 0x06, 0x81dc }, |
|
1889 { 0x06, 0xaf82 }, |
|
1890 { 0x06, 0x13ee }, |
|
1891 { 0x06, 0x8348 }, |
|
1892 { 0x06, 0x00ee }, |
|
1893 { 0x06, 0x8349 }, |
|
1894 { 0x06, 0x00e0 }, |
|
1895 { 0x06, 0x8351 }, |
|
1896 { 0x06, 0x10e4 }, |
|
1897 { 0x06, 0x8351 }, |
|
1898 { 0x06, 0x5801 }, |
|
1899 { 0x06, 0x9fea }, |
|
1900 { 0x06, 0xd000 }, |
|
1901 { 0x06, 0xd180 }, |
|
1902 { 0x06, 0x1f66 }, |
|
1903 { 0x06, 0xe2f8 }, |
|
1904 { 0x06, 0xeae3 }, |
|
1905 { 0x06, 0xf8eb }, |
|
1906 { 0x06, 0x5af8 }, |
|
1907 { 0x06, 0x1e20 }, |
|
1908 { 0x06, 0xe6f8 }, |
|
1909 { 0x06, 0xeae5 }, |
|
1910 { 0x06, 0xf8eb }, |
|
1911 { 0x06, 0xd302 }, |
|
1912 { 0x06, 0xb3fe }, |
|
1913 { 0x06, 0xe2f8 }, |
|
1914 { 0x06, 0x7cef }, |
|
1915 { 0x06, 0x325b }, |
|
1916 { 0x06, 0x80e3 }, |
|
1917 { 0x06, 0xf87d }, |
|
1918 { 0x06, 0x9e03 }, |
|
1919 { 0x06, 0x7dff }, |
|
1920 { 0x06, 0xff0d }, |
|
1921 { 0x06, 0x581c }, |
|
1922 { 0x06, 0x551a }, |
|
1923 { 0x06, 0x6511 }, |
|
1924 { 0x06, 0xa190 }, |
|
1925 { 0x06, 0xd3e2 }, |
|
1926 { 0x06, 0x8348 }, |
|
1927 { 0x06, 0xe383 }, |
|
1928 { 0x06, 0x491b }, |
|
1929 { 0x06, 0x56ab }, |
|
1930 { 0x06, 0x08ef }, |
|
1931 { 0x06, 0x56e6 }, |
|
1932 { 0x06, 0x8348 }, |
|
1933 { 0x06, 0xe783 }, |
|
1934 { 0x06, 0x4910 }, |
|
1935 { 0x06, 0xd180 }, |
|
1936 { 0x06, 0x1f66 }, |
|
1937 { 0x06, 0xa004 }, |
|
1938 { 0x06, 0xb9e2 }, |
|
1939 { 0x06, 0x8348 }, |
|
1940 { 0x06, 0xe383 }, |
|
1941 { 0x06, 0x49ef }, |
|
1942 { 0x06, 0x65e2 }, |
|
1943 { 0x06, 0x834a }, |
|
1944 { 0x06, 0xe383 }, |
|
1945 { 0x06, 0x4b1b }, |
|
1946 { 0x06, 0x56aa }, |
|
1947 { 0x06, 0x0eef }, |
|
1948 { 0x06, 0x56e6 }, |
|
1949 { 0x06, 0x834a }, |
|
1950 { 0x06, 0xe783 }, |
|
1951 { 0x06, 0x4be2 }, |
|
1952 { 0x06, 0x834d }, |
|
1953 { 0x06, 0xe683 }, |
|
1954 { 0x06, 0x4ce0 }, |
|
1955 { 0x06, 0x834d }, |
|
1956 { 0x06, 0xa000 }, |
|
1957 { 0x06, 0x0caf }, |
|
1958 { 0x06, 0x81dc }, |
|
1959 { 0x06, 0xe083 }, |
|
1960 { 0x06, 0x4d10 }, |
|
1961 { 0x06, 0xe483 }, |
|
1962 { 0x06, 0x4dae }, |
|
1963 { 0x06, 0x0480 }, |
|
1964 { 0x06, 0xe483 }, |
|
1965 { 0x06, 0x4de0 }, |
|
1966 { 0x06, 0x834e }, |
|
1967 { 0x06, 0x7803 }, |
|
1968 { 0x06, 0x9e0b }, |
|
1969 { 0x06, 0xe083 }, |
|
1970 { 0x06, 0x4e78 }, |
|
1971 { 0x06, 0x049e }, |
|
1972 { 0x06, 0x04ee }, |
|
1973 { 0x06, 0x834e }, |
|
1974 { 0x06, 0x02e0 }, |
|
1975 { 0x06, 0x8332 }, |
|
1976 { 0x06, 0xe183 }, |
|
1977 { 0x06, 0x3359 }, |
|
1978 { 0x06, 0x0fe2 }, |
|
1979 { 0x06, 0x834d }, |
|
1980 { 0x06, 0x0c24 }, |
|
1981 { 0x06, 0x5af0 }, |
|
1982 { 0x06, 0x1e12 }, |
|
1983 { 0x06, 0xe4f8 }, |
|
1984 { 0x06, 0x8ce5 }, |
|
1985 { 0x06, 0xf88d }, |
|
1986 { 0x06, 0xe083 }, |
|
1987 { 0x06, 0x30e1 }, |
|
1988 { 0x06, 0x8331 }, |
|
1989 { 0x06, 0x6801 }, |
|
1990 { 0x06, 0xe4f8 }, |
|
1991 { 0x06, 0x8ae5 }, |
|
1992 { 0x06, 0xf88b }, |
|
1993 { 0x06, 0xae37 }, |
|
1994 { 0x06, 0xee83 }, |
|
1995 { 0x06, 0x4e03 }, |
|
1996 { 0x06, 0xe083 }, |
|
1997 { 0x06, 0x4ce1 }, |
|
1998 { 0x06, 0x834d }, |
|
1999 { 0x06, 0x1b01 }, |
|
2000 { 0x06, 0x9e04 }, |
|
2001 { 0x06, 0xaaa1 }, |
|
2002 { 0x06, 0xaea8 }, |
|
2003 { 0x06, 0xee83 }, |
|
2004 { 0x06, 0x4e04 }, |
|
2005 { 0x06, 0xee83 }, |
|
2006 { 0x06, 0x4f00 }, |
|
2007 { 0x06, 0xaeab }, |
|
2008 { 0x06, 0xe083 }, |
|
2009 { 0x06, 0x4f78 }, |
|
2010 { 0x06, 0x039f }, |
|
2011 { 0x06, 0x14ee }, |
|
2012 { 0x06, 0x834e }, |
|
2013 { 0x06, 0x05d2 }, |
|
2014 { 0x06, 0x40d6 }, |
|
2015 { 0x06, 0x5554 }, |
|
2016 { 0x06, 0x0282 }, |
|
2017 { 0x06, 0x17d2 }, |
|
2018 { 0x06, 0xa0d6 }, |
|
2019 { 0x06, 0xba00 }, |
|
2020 { 0x06, 0x0282 }, |
|
2021 { 0x06, 0x17fe }, |
|
2022 { 0x06, 0xfdfc }, |
|
2023 { 0x06, 0x05f8 }, |
|
2024 { 0x06, 0xe0f8 }, |
|
2025 { 0x06, 0x60e1 }, |
|
2026 { 0x06, 0xf861 }, |
|
2027 { 0x06, 0x6802 }, |
|
2028 { 0x06, 0xe4f8 }, |
|
2029 { 0x06, 0x60e5 }, |
|
2030 { 0x06, 0xf861 }, |
|
2031 { 0x06, 0xe0f8 }, |
|
2032 { 0x06, 0x48e1 }, |
|
2033 { 0x06, 0xf849 }, |
|
2034 { 0x06, 0x580f }, |
|
2035 { 0x06, 0x1e02 }, |
|
2036 { 0x06, 0xe4f8 }, |
|
2037 { 0x06, 0x48e5 }, |
|
2038 { 0x06, 0xf849 }, |
|
2039 { 0x06, 0xd000 }, |
|
2040 { 0x06, 0x0282 }, |
|
2041 { 0x06, 0x5bbf }, |
|
2042 { 0x06, 0x8350 }, |
|
2043 { 0x06, 0xef46 }, |
|
2044 { 0x06, 0xdc19 }, |
|
2045 { 0x06, 0xddd0 }, |
|
2046 { 0x06, 0x0102 }, |
|
2047 { 0x06, 0x825b }, |
|
2048 { 0x06, 0x0282 }, |
|
2049 { 0x06, 0x77e0 }, |
|
2050 { 0x06, 0xf860 }, |
|
2051 { 0x06, 0xe1f8 }, |
|
2052 { 0x06, 0x6158 }, |
|
2053 { 0x06, 0xfde4 }, |
|
2054 { 0x06, 0xf860 }, |
|
2055 { 0x06, 0xe5f8 }, |
|
2056 { 0x06, 0x61fc }, |
|
2057 { 0x06, 0x04f9 }, |
|
2058 { 0x06, 0xfafb }, |
|
2059 { 0x06, 0xc6bf }, |
|
2060 { 0x06, 0xf840 }, |
|
2061 { 0x06, 0xbe83 }, |
|
2062 { 0x06, 0x50a0 }, |
|
2063 { 0x06, 0x0101 }, |
|
2064 { 0x06, 0x071b }, |
|
2065 { 0x06, 0x89cf }, |
|
2066 { 0x06, 0xd208 }, |
|
2067 { 0x06, 0xebdb }, |
|
2068 { 0x06, 0x19b2 }, |
|
2069 { 0x06, 0xfbff }, |
|
2070 { 0x06, 0xfefd }, |
|
2071 { 0x06, 0x04f8 }, |
|
2072 { 0x06, 0xe0f8 }, |
|
2073 { 0x06, 0x48e1 }, |
|
2074 { 0x06, 0xf849 }, |
|
2075 { 0x06, 0x6808 }, |
|
2076 { 0x06, 0xe4f8 }, |
|
2077 { 0x06, 0x48e5 }, |
|
2078 { 0x06, 0xf849 }, |
|
2079 { 0x06, 0x58f7 }, |
|
2080 { 0x06, 0xe4f8 }, |
|
2081 { 0x06, 0x48e5 }, |
|
2082 { 0x06, 0xf849 }, |
|
2083 { 0x06, 0xfc04 }, |
|
2084 { 0x06, 0x4d20 }, |
|
2085 { 0x06, 0x0002 }, |
|
2086 { 0x06, 0x4e22 }, |
|
2087 { 0x06, 0x0002 }, |
|
2088 { 0x06, 0x4ddf }, |
|
2089 { 0x06, 0xff01 }, |
|
2090 { 0x06, 0x4edd }, |
|
2091 { 0x06, 0xff01 }, |
|
2092 { 0x05, 0x83d4 }, |
|
2093 { 0x06, 0x8000 }, |
|
2094 { 0x05, 0x83d8 }, |
|
2095 { 0x06, 0x8051 }, |
|
2096 { 0x02, 0x6010 }, |
|
2097 { 0x03, 0xdc00 }, |
|
2098 { 0x05, 0xfff6 }, |
|
2099 { 0x06, 0x00fc }, |
|
2100 { 0x1f, 0x0000 }, |
|
2101 |
|
2102 { 0x1f, 0x0000 }, |
|
2103 { 0x0d, 0xf880 }, |
|
2104 { 0x1f, 0x0000 } |
|
2105 }; |
|
2106 |
|
2107 rtl_phy_write(ioaddr, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0)); |
|
2108 |
|
2109 mdio_write(ioaddr, 0x1f, 0x0002); |
|
2110 mdio_plus_minus(ioaddr, 0x0b, 0x0010, 0x00ef); |
|
2111 mdio_plus_minus(ioaddr, 0x0c, 0xa200, 0x5d00); |
|
2112 |
|
2113 rtl_phy_write(ioaddr, phy_reg_init_1, ARRAY_SIZE(phy_reg_init_1)); |
|
2114 |
|
2115 if (rtl8168d_efuse_read(ioaddr, 0x01) == 0xb1) { |
|
2116 static const struct phy_reg phy_reg_init[] = { |
|
2117 { 0x1f, 0x0002 }, |
|
2118 { 0x05, 0x669a }, |
|
2119 { 0x1f, 0x0005 }, |
|
2120 { 0x05, 0x8330 }, |
|
2121 { 0x06, 0x669a }, |
|
2122 { 0x1f, 0x0002 } |
|
2123 }; |
|
2124 int val; |
|
2125 |
|
2126 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
2127 |
|
2128 val = mdio_read(ioaddr, 0x0d); |
|
2129 |
|
2130 if ((val & 0x00ff) != 0x006c) { |
|
2131 static const u32 set[] = { |
|
2132 0x0065, 0x0066, 0x0067, 0x0068, |
|
2133 0x0069, 0x006a, 0x006b, 0x006c |
|
2134 }; |
|
2135 int i; |
|
2136 |
|
2137 mdio_write(ioaddr, 0x1f, 0x0002); |
|
2138 |
|
2139 val &= 0xff00; |
|
2140 for (i = 0; i < ARRAY_SIZE(set); i++) |
|
2141 mdio_write(ioaddr, 0x0d, val | set[i]); |
|
2142 } |
|
2143 } else { |
|
2144 static const struct phy_reg phy_reg_init[] = { |
|
2145 { 0x1f, 0x0002 }, |
|
2146 { 0x05, 0x6662 }, |
|
2147 { 0x1f, 0x0005 }, |
|
2148 { 0x05, 0x8330 }, |
|
2149 { 0x06, 0x6662 } |
|
2150 }; |
|
2151 |
|
2152 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
2153 } |
|
2154 |
|
2155 mdio_write(ioaddr, 0x1f, 0x0002); |
|
2156 mdio_patch(ioaddr, 0x0d, 0x0300); |
|
2157 mdio_patch(ioaddr, 0x0f, 0x0010); |
|
2158 |
|
2159 mdio_write(ioaddr, 0x1f, 0x0002); |
|
2160 mdio_plus_minus(ioaddr, 0x02, 0x0100, 0x0600); |
|
2161 mdio_plus_minus(ioaddr, 0x03, 0x0000, 0xe000); |
|
2162 |
|
2163 rtl_phy_write(ioaddr, phy_reg_init_2, ARRAY_SIZE(phy_reg_init_2)); |
|
2164 } |
|
2165 |
|
2166 static void rtl8168d_2_hw_phy_config(void __iomem *ioaddr) |
|
2167 { |
|
2168 static const struct phy_reg phy_reg_init_0[] = { |
|
2169 { 0x1f, 0x0001 }, |
|
2170 { 0x06, 0x4064 }, |
|
2171 { 0x07, 0x2863 }, |
|
2172 { 0x08, 0x059c }, |
|
2173 { 0x09, 0x26b4 }, |
|
2174 { 0x0a, 0x6a19 }, |
|
2175 { 0x0b, 0xdcc8 }, |
|
2176 { 0x10, 0xf06d }, |
|
2177 { 0x14, 0x7f68 }, |
|
2178 { 0x18, 0x7fd9 }, |
|
2179 { 0x1c, 0xf0ff }, |
|
2180 { 0x1d, 0x3d9c }, |
|
2181 { 0x1f, 0x0003 }, |
|
2182 { 0x12, 0xf49f }, |
|
2183 { 0x13, 0x070b }, |
|
2184 { 0x1a, 0x05ad }, |
|
2185 { 0x14, 0x94c0 }, |
|
2186 |
|
2187 { 0x1f, 0x0002 }, |
|
2188 { 0x06, 0x5561 }, |
|
2189 { 0x1f, 0x0005 }, |
|
2190 { 0x05, 0x8332 }, |
|
2191 { 0x06, 0x5561 } |
|
2192 }; |
|
2193 static const struct phy_reg phy_reg_init_1[] = { |
|
2194 { 0x1f, 0x0005 }, |
|
2195 { 0x05, 0xffc2 }, |
|
2196 { 0x1f, 0x0005 }, |
|
2197 { 0x05, 0x8000 }, |
|
2198 { 0x06, 0xf8f9 }, |
|
2199 { 0x06, 0xfaee }, |
|
2200 { 0x06, 0xf8ea }, |
|
2201 { 0x06, 0x00ee }, |
|
2202 { 0x06, 0xf8eb }, |
|
2203 { 0x06, 0x00e2 }, |
|
2204 { 0x06, 0xf87c }, |
|
2205 { 0x06, 0xe3f8 }, |
|
2206 { 0x06, 0x7da5 }, |
|
2207 { 0x06, 0x1111 }, |
|
2208 { 0x06, 0x12d2 }, |
|
2209 { 0x06, 0x40d6 }, |
|
2210 { 0x06, 0x4444 }, |
|
2211 { 0x06, 0x0281 }, |
|
2212 { 0x06, 0xc6d2 }, |
|
2213 { 0x06, 0xa0d6 }, |
|
2214 { 0x06, 0xaaaa }, |
|
2215 { 0x06, 0x0281 }, |
|
2216 { 0x06, 0xc6ae }, |
|
2217 { 0x06, 0x0fa5 }, |
|
2218 { 0x06, 0x4444 }, |
|
2219 { 0x06, 0x02ae }, |
|
2220 { 0x06, 0x4da5 }, |
|
2221 { 0x06, 0xaaaa }, |
|
2222 { 0x06, 0x02ae }, |
|
2223 { 0x06, 0x47af }, |
|
2224 { 0x06, 0x81c2 }, |
|
2225 { 0x06, 0xee83 }, |
|
2226 { 0x06, 0x4e00 }, |
|
2227 { 0x06, 0xee83 }, |
|
2228 { 0x06, 0x4d0f }, |
|
2229 { 0x06, 0xee83 }, |
|
2230 { 0x06, 0x4c0f }, |
|
2231 { 0x06, 0xee83 }, |
|
2232 { 0x06, 0x4f00 }, |
|
2233 { 0x06, 0xee83 }, |
|
2234 { 0x06, 0x5100 }, |
|
2235 { 0x06, 0xee83 }, |
|
2236 { 0x06, 0x4aff }, |
|
2237 { 0x06, 0xee83 }, |
|
2238 { 0x06, 0x4bff }, |
|
2239 { 0x06, 0xe083 }, |
|
2240 { 0x06, 0x30e1 }, |
|
2241 { 0x06, 0x8331 }, |
|
2242 { 0x06, 0x58fe }, |
|
2243 { 0x06, 0xe4f8 }, |
|
2244 { 0x06, 0x8ae5 }, |
|
2245 { 0x06, 0xf88b }, |
|
2246 { 0x06, 0xe083 }, |
|
2247 { 0x06, 0x32e1 }, |
|
2248 { 0x06, 0x8333 }, |
|
2249 { 0x06, 0x590f }, |
|
2250 { 0x06, 0xe283 }, |
|
2251 { 0x06, 0x4d0c }, |
|
2252 { 0x06, 0x245a }, |
|
2253 { 0x06, 0xf01e }, |
|
2254 { 0x06, 0x12e4 }, |
|
2255 { 0x06, 0xf88c }, |
|
2256 { 0x06, 0xe5f8 }, |
|
2257 { 0x06, 0x8daf }, |
|
2258 { 0x06, 0x81c2 }, |
|
2259 { 0x06, 0xe083 }, |
|
2260 { 0x06, 0x4f10 }, |
|
2261 { 0x06, 0xe483 }, |
|
2262 { 0x06, 0x4fe0 }, |
|
2263 { 0x06, 0x834e }, |
|
2264 { 0x06, 0x7800 }, |
|
2265 { 0x06, 0x9f0a }, |
|
2266 { 0x06, 0xe083 }, |
|
2267 { 0x06, 0x4fa0 }, |
|
2268 { 0x06, 0x10a5 }, |
|
2269 { 0x06, 0xee83 }, |
|
2270 { 0x06, 0x4e01 }, |
|
2271 { 0x06, 0xe083 }, |
|
2272 { 0x06, 0x4e78 }, |
|
2273 { 0x06, 0x059e }, |
|
2274 { 0x06, 0x9ae0 }, |
|
2275 { 0x06, 0x834e }, |
|
2276 { 0x06, 0x7804 }, |
|
2277 { 0x06, 0x9e10 }, |
|
2278 { 0x06, 0xe083 }, |
|
2279 { 0x06, 0x4e78 }, |
|
2280 { 0x06, 0x039e }, |
|
2281 { 0x06, 0x0fe0 }, |
|
2282 { 0x06, 0x834e }, |
|
2283 { 0x06, 0x7801 }, |
|
2284 { 0x06, 0x9e05 }, |
|
2285 { 0x06, 0xae0c }, |
|
2286 { 0x06, 0xaf81 }, |
|
2287 { 0x06, 0xa7af }, |
|
2288 { 0x06, 0x8152 }, |
|
2289 { 0x06, 0xaf81 }, |
|
2290 { 0x06, 0x8baf }, |
|
2291 { 0x06, 0x81c2 }, |
|
2292 { 0x06, 0xee83 }, |
|
2293 { 0x06, 0x4800 }, |
|
2294 { 0x06, 0xee83 }, |
|
2295 { 0x06, 0x4900 }, |
|
2296 { 0x06, 0xe083 }, |
|
2297 { 0x06, 0x5110 }, |
|
2298 { 0x06, 0xe483 }, |
|
2299 { 0x06, 0x5158 }, |
|
2300 { 0x06, 0x019f }, |
|
2301 { 0x06, 0xead0 }, |
|
2302 { 0x06, 0x00d1 }, |
|
2303 { 0x06, 0x801f }, |
|
2304 { 0x06, 0x66e2 }, |
|
2305 { 0x06, 0xf8ea }, |
|
2306 { 0x06, 0xe3f8 }, |
|
2307 { 0x06, 0xeb5a }, |
|
2308 { 0x06, 0xf81e }, |
|
2309 { 0x06, 0x20e6 }, |
|
2310 { 0x06, 0xf8ea }, |
|
2311 { 0x06, 0xe5f8 }, |
|
2312 { 0x06, 0xebd3 }, |
|
2313 { 0x06, 0x02b3 }, |
|
2314 { 0x06, 0xfee2 }, |
|
2315 { 0x06, 0xf87c }, |
|
2316 { 0x06, 0xef32 }, |
|
2317 { 0x06, 0x5b80 }, |
|
2318 { 0x06, 0xe3f8 }, |
|
2319 { 0x06, 0x7d9e }, |
|
2320 { 0x06, 0x037d }, |
|
2321 { 0x06, 0xffff }, |
|
2322 { 0x06, 0x0d58 }, |
|
2323 { 0x06, 0x1c55 }, |
|
2324 { 0x06, 0x1a65 }, |
|
2325 { 0x06, 0x11a1 }, |
|
2326 { 0x06, 0x90d3 }, |
|
2327 { 0x06, 0xe283 }, |
|
2328 { 0x06, 0x48e3 }, |
|
2329 { 0x06, 0x8349 }, |
|
2330 { 0x06, 0x1b56 }, |
|
2331 { 0x06, 0xab08 }, |
|
2332 { 0x06, 0xef56 }, |
|
2333 { 0x06, 0xe683 }, |
|
2334 { 0x06, 0x48e7 }, |
|
2335 { 0x06, 0x8349 }, |
|
2336 { 0x06, 0x10d1 }, |
|
2337 { 0x06, 0x801f }, |
|
2338 { 0x06, 0x66a0 }, |
|
2339 { 0x06, 0x04b9 }, |
|
2340 { 0x06, 0xe283 }, |
|
2341 { 0x06, 0x48e3 }, |
|
2342 { 0x06, 0x8349 }, |
|
2343 { 0x06, 0xef65 }, |
|
2344 { 0x06, 0xe283 }, |
|
2345 { 0x06, 0x4ae3 }, |
|
2346 { 0x06, 0x834b }, |
|
2347 { 0x06, 0x1b56 }, |
|
2348 { 0x06, 0xaa0e }, |
|
2349 { 0x06, 0xef56 }, |
|
2350 { 0x06, 0xe683 }, |
|
2351 { 0x06, 0x4ae7 }, |
|
2352 { 0x06, 0x834b }, |
|
2353 { 0x06, 0xe283 }, |
|
2354 { 0x06, 0x4de6 }, |
|
2355 { 0x06, 0x834c }, |
|
2356 { 0x06, 0xe083 }, |
|
2357 { 0x06, 0x4da0 }, |
|
2358 { 0x06, 0x000c }, |
|
2359 { 0x06, 0xaf81 }, |
|
2360 { 0x06, 0x8be0 }, |
|
2361 { 0x06, 0x834d }, |
|
2362 { 0x06, 0x10e4 }, |
|
2363 { 0x06, 0x834d }, |
|
2364 { 0x06, 0xae04 }, |
|
2365 { 0x06, 0x80e4 }, |
|
2366 { 0x06, 0x834d }, |
|
2367 { 0x06, 0xe083 }, |
|
2368 { 0x06, 0x4e78 }, |
|
2369 { 0x06, 0x039e }, |
|
2370 { 0x06, 0x0be0 }, |
|
2371 { 0x06, 0x834e }, |
|
2372 { 0x06, 0x7804 }, |
|
2373 { 0x06, 0x9e04 }, |
|
2374 { 0x06, 0xee83 }, |
|
2375 { 0x06, 0x4e02 }, |
|
2376 { 0x06, 0xe083 }, |
|
2377 { 0x06, 0x32e1 }, |
|
2378 { 0x06, 0x8333 }, |
|
2379 { 0x06, 0x590f }, |
|
2380 { 0x06, 0xe283 }, |
|
2381 { 0x06, 0x4d0c }, |
|
2382 { 0x06, 0x245a }, |
|
2383 { 0x06, 0xf01e }, |
|
2384 { 0x06, 0x12e4 }, |
|
2385 { 0x06, 0xf88c }, |
|
2386 { 0x06, 0xe5f8 }, |
|
2387 { 0x06, 0x8de0 }, |
|
2388 { 0x06, 0x8330 }, |
|
2389 { 0x06, 0xe183 }, |
|
2390 { 0x06, 0x3168 }, |
|
2391 { 0x06, 0x01e4 }, |
|
2392 { 0x06, 0xf88a }, |
|
2393 { 0x06, 0xe5f8 }, |
|
2394 { 0x06, 0x8bae }, |
|
2395 { 0x06, 0x37ee }, |
|
2396 { 0x06, 0x834e }, |
|
2397 { 0x06, 0x03e0 }, |
|
2398 { 0x06, 0x834c }, |
|
2399 { 0x06, 0xe183 }, |
|
2400 { 0x06, 0x4d1b }, |
|
2401 { 0x06, 0x019e }, |
|
2402 { 0x06, 0x04aa }, |
|
2403 { 0x06, 0xa1ae }, |
|
2404 { 0x06, 0xa8ee }, |
|
2405 { 0x06, 0x834e }, |
|
2406 { 0x06, 0x04ee }, |
|
2407 { 0x06, 0x834f }, |
|
2408 { 0x06, 0x00ae }, |
|
2409 { 0x06, 0xabe0 }, |
|
2410 { 0x06, 0x834f }, |
|
2411 { 0x06, 0x7803 }, |
|
2412 { 0x06, 0x9f14 }, |
|
2413 { 0x06, 0xee83 }, |
|
2414 { 0x06, 0x4e05 }, |
|
2415 { 0x06, 0xd240 }, |
|
2416 { 0x06, 0xd655 }, |
|
2417 { 0x06, 0x5402 }, |
|
2418 { 0x06, 0x81c6 }, |
|
2419 { 0x06, 0xd2a0 }, |
|
2420 { 0x06, 0xd6ba }, |
|
2421 { 0x06, 0x0002 }, |
|
2422 { 0x06, 0x81c6 }, |
|
2423 { 0x06, 0xfefd }, |
|
2424 { 0x06, 0xfc05 }, |
|
2425 { 0x06, 0xf8e0 }, |
|
2426 { 0x06, 0xf860 }, |
|
2427 { 0x06, 0xe1f8 }, |
|
2428 { 0x06, 0x6168 }, |
|
2429 { 0x06, 0x02e4 }, |
|
2430 { 0x06, 0xf860 }, |
|
2431 { 0x06, 0xe5f8 }, |
|
2432 { 0x06, 0x61e0 }, |
|
2433 { 0x06, 0xf848 }, |
|
2434 { 0x06, 0xe1f8 }, |
|
2435 { 0x06, 0x4958 }, |
|
2436 { 0x06, 0x0f1e }, |
|
2437 { 0x06, 0x02e4 }, |
|
2438 { 0x06, 0xf848 }, |
|
2439 { 0x06, 0xe5f8 }, |
|
2440 { 0x06, 0x49d0 }, |
|
2441 { 0x06, 0x0002 }, |
|
2442 { 0x06, 0x820a }, |
|
2443 { 0x06, 0xbf83 }, |
|
2444 { 0x06, 0x50ef }, |
|
2445 { 0x06, 0x46dc }, |
|
2446 { 0x06, 0x19dd }, |
|
2447 { 0x06, 0xd001 }, |
|
2448 { 0x06, 0x0282 }, |
|
2449 { 0x06, 0x0a02 }, |
|
2450 { 0x06, 0x8226 }, |
|
2451 { 0x06, 0xe0f8 }, |
|
2452 { 0x06, 0x60e1 }, |
|
2453 { 0x06, 0xf861 }, |
|
2454 { 0x06, 0x58fd }, |
|
2455 { 0x06, 0xe4f8 }, |
|
2456 { 0x06, 0x60e5 }, |
|
2457 { 0x06, 0xf861 }, |
|
2458 { 0x06, 0xfc04 }, |
|
2459 { 0x06, 0xf9fa }, |
|
2460 { 0x06, 0xfbc6 }, |
|
2461 { 0x06, 0xbff8 }, |
|
2462 { 0x06, 0x40be }, |
|
2463 { 0x06, 0x8350 }, |
|
2464 { 0x06, 0xa001 }, |
|
2465 { 0x06, 0x0107 }, |
|
2466 { 0x06, 0x1b89 }, |
|
2467 { 0x06, 0xcfd2 }, |
|
2468 { 0x06, 0x08eb }, |
|
2469 { 0x06, 0xdb19 }, |
|
2470 { 0x06, 0xb2fb }, |
|
2471 { 0x06, 0xfffe }, |
|
2472 { 0x06, 0xfd04 }, |
|
2473 { 0x06, 0xf8e0 }, |
|
2474 { 0x06, 0xf848 }, |
|
2475 { 0x06, 0xe1f8 }, |
|
2476 { 0x06, 0x4968 }, |
|
2477 { 0x06, 0x08e4 }, |
|
2478 { 0x06, 0xf848 }, |
|
2479 { 0x06, 0xe5f8 }, |
|
2480 { 0x06, 0x4958 }, |
|
2481 { 0x06, 0xf7e4 }, |
|
2482 { 0x06, 0xf848 }, |
|
2483 { 0x06, 0xe5f8 }, |
|
2484 { 0x06, 0x49fc }, |
|
2485 { 0x06, 0x044d }, |
|
2486 { 0x06, 0x2000 }, |
|
2487 { 0x06, 0x024e }, |
|
2488 { 0x06, 0x2200 }, |
|
2489 { 0x06, 0x024d }, |
|
2490 { 0x06, 0xdfff }, |
|
2491 { 0x06, 0x014e }, |
|
2492 { 0x06, 0xddff }, |
|
2493 { 0x06, 0x0100 }, |
|
2494 { 0x05, 0x83d8 }, |
|
2495 { 0x06, 0x8000 }, |
|
2496 { 0x03, 0xdc00 }, |
|
2497 { 0x05, 0xfff6 }, |
|
2498 { 0x06, 0x00fc }, |
|
2499 { 0x1f, 0x0000 }, |
|
2500 |
|
2501 { 0x1f, 0x0000 }, |
|
2502 { 0x0d, 0xf880 }, |
|
2503 { 0x1f, 0x0000 } |
|
2504 }; |
|
2505 |
|
2506 rtl_phy_write(ioaddr, phy_reg_init_0, ARRAY_SIZE(phy_reg_init_0)); |
|
2507 |
|
2508 if (rtl8168d_efuse_read(ioaddr, 0x01) == 0xb1) { |
|
2509 static const struct phy_reg phy_reg_init[] = { |
|
2510 { 0x1f, 0x0002 }, |
|
2511 { 0x05, 0x669a }, |
|
2512 { 0x1f, 0x0005 }, |
|
2513 { 0x05, 0x8330 }, |
|
2514 { 0x06, 0x669a }, |
|
2515 |
|
2516 { 0x1f, 0x0002 } |
|
2517 }; |
|
2518 int val; |
|
2519 |
|
2520 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
2521 |
|
2522 val = mdio_read(ioaddr, 0x0d); |
|
2523 if ((val & 0x00ff) != 0x006c) { |
|
2524 u32 set[] = { |
|
2525 0x0065, 0x0066, 0x0067, 0x0068, |
|
2526 0x0069, 0x006a, 0x006b, 0x006c |
|
2527 }; |
|
2528 int i; |
|
2529 |
|
2530 mdio_write(ioaddr, 0x1f, 0x0002); |
|
2531 |
|
2532 val &= 0xff00; |
|
2533 for (i = 0; i < ARRAY_SIZE(set); i++) |
|
2534 mdio_write(ioaddr, 0x0d, val | set[i]); |
|
2535 } |
|
2536 } else { |
|
2537 static const struct phy_reg phy_reg_init[] = { |
|
2538 { 0x1f, 0x0002 }, |
|
2539 { 0x05, 0x2642 }, |
|
2540 { 0x1f, 0x0005 }, |
|
2541 { 0x05, 0x8330 }, |
|
2542 { 0x06, 0x2642 } |
|
2543 }; |
|
2544 |
|
2545 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
2546 } |
|
2547 |
|
2548 mdio_write(ioaddr, 0x1f, 0x0002); |
|
2549 mdio_plus_minus(ioaddr, 0x02, 0x0100, 0x0600); |
|
2550 mdio_plus_minus(ioaddr, 0x03, 0x0000, 0xe000); |
|
2551 |
|
2552 mdio_write(ioaddr, 0x1f, 0x0001); |
|
2553 mdio_write(ioaddr, 0x17, 0x0cc0); |
|
2554 |
|
2555 mdio_write(ioaddr, 0x1f, 0x0002); |
|
2556 mdio_patch(ioaddr, 0x0f, 0x0017); |
|
2557 |
|
2558 rtl_phy_write(ioaddr, phy_reg_init_1, ARRAY_SIZE(phy_reg_init_1)); |
|
2559 } |
|
2560 |
|
2561 static void rtl8168d_3_hw_phy_config(void __iomem *ioaddr) |
|
2562 { |
|
2563 static const struct phy_reg phy_reg_init[] = { |
|
2564 { 0x1f, 0x0002 }, |
|
2565 { 0x10, 0x0008 }, |
|
2566 { 0x0d, 0x006c }, |
|
2567 |
|
2568 { 0x1f, 0x0000 }, |
|
2569 { 0x0d, 0xf880 }, |
|
2570 |
|
2571 { 0x1f, 0x0001 }, |
|
2572 { 0x17, 0x0cc0 }, |
|
2573 |
|
2574 { 0x1f, 0x0001 }, |
|
2575 { 0x0b, 0xa4d8 }, |
|
2576 { 0x09, 0x281c }, |
|
2577 { 0x07, 0x2883 }, |
|
2578 { 0x0a, 0x6b35 }, |
|
2579 { 0x1d, 0x3da4 }, |
|
2580 { 0x1c, 0xeffd }, |
|
2581 { 0x14, 0x7f52 }, |
|
2582 { 0x18, 0x7fc6 }, |
|
2583 { 0x08, 0x0601 }, |
|
2584 { 0x06, 0x4063 }, |
|
2585 { 0x10, 0xf074 }, |
|
2586 { 0x1f, 0x0003 }, |
|
2587 { 0x13, 0x0789 }, |
|
2588 { 0x12, 0xf4bd }, |
|
2589 { 0x1a, 0x04fd }, |
|
2590 { 0x14, 0x84b0 }, |
|
2591 { 0x1f, 0x0000 }, |
|
2592 { 0x00, 0x9200 }, |
|
2593 |
|
2594 { 0x1f, 0x0005 }, |
|
2595 { 0x01, 0x0340 }, |
|
2596 { 0x1f, 0x0001 }, |
|
2597 { 0x04, 0x4000 }, |
|
2598 { 0x03, 0x1d21 }, |
|
2599 { 0x02, 0x0c32 }, |
|
2600 { 0x01, 0x0200 }, |
|
2601 { 0x00, 0x5554 }, |
|
2602 { 0x04, 0x4800 }, |
|
2603 { 0x04, 0x4000 }, |
|
2604 { 0x04, 0xf000 }, |
|
2605 { 0x03, 0xdf01 }, |
|
2606 { 0x02, 0xdf20 }, |
|
2607 { 0x01, 0x101a }, |
|
2608 { 0x00, 0xa0ff }, |
|
2609 { 0x04, 0xf800 }, |
|
2610 { 0x04, 0xf000 }, |
|
2611 { 0x1f, 0x0000 }, |
|
2612 |
|
2613 { 0x1f, 0x0007 }, |
|
2614 { 0x1e, 0x0023 }, |
|
2615 { 0x16, 0x0000 }, |
|
2616 { 0x1f, 0x0000 } |
|
2617 }; |
|
2618 |
|
2619 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
2620 } |
|
2621 |
|
2622 static void rtl8102e_hw_phy_config(void __iomem *ioaddr) |
|
2623 { |
|
2624 static const struct phy_reg phy_reg_init[] = { |
|
2625 { 0x1f, 0x0003 }, |
|
2626 { 0x08, 0x441d }, |
|
2627 { 0x01, 0x9100 }, |
|
2628 { 0x1f, 0x0000 } |
|
2629 }; |
|
2630 |
|
2631 mdio_write(ioaddr, 0x1f, 0x0000); |
|
2632 mdio_patch(ioaddr, 0x11, 1 << 12); |
|
2633 mdio_patch(ioaddr, 0x19, 1 << 13); |
|
2634 mdio_patch(ioaddr, 0x10, 1 << 15); |
|
2635 |
|
2636 rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
2637 } |
|
2638 |
|
2639 static void rtl_hw_phy_config(struct net_device *dev) |
|
2640 { |
|
2641 struct rtl8169_private *tp = netdev_priv(dev); |
|
2642 void __iomem *ioaddr = tp->mmio_addr; |
|
2643 |
|
2644 rtl8169_print_mac_version(tp); |
|
2645 |
|
2646 switch (tp->mac_version) { |
|
2647 case RTL_GIGA_MAC_VER_01: |
|
2648 break; |
|
2649 case RTL_GIGA_MAC_VER_02: |
|
2650 case RTL_GIGA_MAC_VER_03: |
|
2651 rtl8169s_hw_phy_config(ioaddr); |
|
2652 break; |
|
2653 case RTL_GIGA_MAC_VER_04: |
|
2654 rtl8169sb_hw_phy_config(ioaddr); |
|
2655 break; |
|
2656 case RTL_GIGA_MAC_VER_05: |
|
2657 rtl8169scd_hw_phy_config(tp, ioaddr); |
|
2658 break; |
|
2659 case RTL_GIGA_MAC_VER_06: |
|
2660 rtl8169sce_hw_phy_config(ioaddr); |
|
2661 break; |
|
2662 case RTL_GIGA_MAC_VER_07: |
|
2663 case RTL_GIGA_MAC_VER_08: |
|
2664 case RTL_GIGA_MAC_VER_09: |
|
2665 rtl8102e_hw_phy_config(ioaddr); |
|
2666 break; |
|
2667 case RTL_GIGA_MAC_VER_11: |
|
2668 rtl8168bb_hw_phy_config(ioaddr); |
|
2669 break; |
|
2670 case RTL_GIGA_MAC_VER_12: |
|
2671 rtl8168bef_hw_phy_config(ioaddr); |
|
2672 break; |
|
2673 case RTL_GIGA_MAC_VER_17: |
|
2674 rtl8168bef_hw_phy_config(ioaddr); |
|
2675 break; |
|
2676 case RTL_GIGA_MAC_VER_18: |
|
2677 rtl8168cp_1_hw_phy_config(ioaddr); |
|
2678 break; |
|
2679 case RTL_GIGA_MAC_VER_19: |
|
2680 rtl8168c_1_hw_phy_config(ioaddr); |
|
2681 break; |
|
2682 case RTL_GIGA_MAC_VER_20: |
|
2683 rtl8168c_2_hw_phy_config(ioaddr); |
|
2684 break; |
|
2685 case RTL_GIGA_MAC_VER_21: |
|
2686 rtl8168c_3_hw_phy_config(ioaddr); |
|
2687 break; |
|
2688 case RTL_GIGA_MAC_VER_22: |
|
2689 rtl8168c_4_hw_phy_config(ioaddr); |
|
2690 break; |
|
2691 case RTL_GIGA_MAC_VER_23: |
|
2692 case RTL_GIGA_MAC_VER_24: |
|
2693 rtl8168cp_2_hw_phy_config(ioaddr); |
|
2694 break; |
|
2695 case RTL_GIGA_MAC_VER_25: |
|
2696 rtl8168d_1_hw_phy_config(ioaddr); |
|
2697 break; |
|
2698 case RTL_GIGA_MAC_VER_26: |
|
2699 rtl8168d_2_hw_phy_config(ioaddr); |
|
2700 break; |
|
2701 case RTL_GIGA_MAC_VER_27: |
|
2702 rtl8168d_3_hw_phy_config(ioaddr); |
|
2703 break; |
|
2704 |
|
2705 default: |
|
2706 break; |
|
2707 } |
|
2708 } |
|
2709 |
|
2710 static void rtl8169_phy_timer(unsigned long __opaque) |
|
2711 { |
|
2712 struct net_device *dev = (struct net_device *)__opaque; |
|
2713 struct rtl8169_private *tp = netdev_priv(dev); |
|
2714 struct timer_list *timer = &tp->timer; |
|
2715 void __iomem *ioaddr = tp->mmio_addr; |
|
2716 unsigned long timeout = RTL8169_PHY_TIMEOUT; |
|
2717 |
|
2718 assert(tp->mac_version > RTL_GIGA_MAC_VER_01); |
|
2719 |
|
2720 if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)) |
|
2721 return; |
|
2722 |
|
2723 spin_lock_irq(&tp->lock); |
|
2724 |
|
2725 if (tp->phy_reset_pending(ioaddr)) { |
|
2726 /* |
|
2727 * A busy loop could burn quite a few cycles on nowadays CPU. |
|
2728 * Let's delay the execution of the timer for a few ticks. |
|
2729 */ |
|
2730 timeout = HZ/10; |
|
2731 goto out_mod_timer; |
|
2732 } |
|
2733 |
|
2734 if (tp->link_ok(ioaddr)) |
|
2735 goto out_unlock; |
|
2736 |
|
2737 netif_warn(tp, link, dev, "PHY reset until link up\n"); |
|
2738 |
|
2739 tp->phy_reset_enable(ioaddr); |
|
2740 |
|
2741 out_mod_timer: |
|
2742 mod_timer(timer, jiffies + timeout); |
|
2743 out_unlock: |
|
2744 spin_unlock_irq(&tp->lock); |
|
2745 } |
|
2746 |
|
2747 static inline void rtl8169_delete_timer(struct net_device *dev) |
|
2748 { |
|
2749 struct rtl8169_private *tp = netdev_priv(dev); |
|
2750 struct timer_list *timer = &tp->timer; |
|
2751 |
|
2752 if (tp->mac_version <= RTL_GIGA_MAC_VER_01) |
|
2753 return; |
|
2754 |
|
2755 del_timer_sync(timer); |
|
2756 } |
|
2757 |
|
2758 static inline void rtl8169_request_timer(struct net_device *dev) |
|
2759 { |
|
2760 struct rtl8169_private *tp = netdev_priv(dev); |
|
2761 struct timer_list *timer = &tp->timer; |
|
2762 |
|
2763 if (tp->mac_version <= RTL_GIGA_MAC_VER_01) |
|
2764 return; |
|
2765 |
|
2766 mod_timer(timer, jiffies + RTL8169_PHY_TIMEOUT); |
|
2767 } |
|
2768 |
|
2769 #ifdef CONFIG_NET_POLL_CONTROLLER |
|
2770 /* |
|
2771 * Polling 'interrupt' - used by things like netconsole to send skbs |
|
2772 * without having to re-enable interrupts. It's not called while |
|
2773 * the interrupt routine is executing. |
|
2774 */ |
|
2775 static void rtl8169_netpoll(struct net_device *dev) |
|
2776 { |
|
2777 struct rtl8169_private *tp = netdev_priv(dev); |
|
2778 struct pci_dev *pdev = tp->pci_dev; |
|
2779 |
|
2780 disable_irq(pdev->irq); |
|
2781 rtl8169_interrupt(pdev->irq, dev); |
|
2782 enable_irq(pdev->irq); |
|
2783 } |
|
2784 #endif |
|
2785 |
|
2786 static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev, |
|
2787 void __iomem *ioaddr) |
|
2788 { |
|
2789 iounmap(ioaddr); |
|
2790 pci_release_regions(pdev); |
|
2791 pci_clear_mwi(pdev); |
|
2792 pci_disable_device(pdev); |
|
2793 free_netdev(dev); |
|
2794 } |
|
2795 |
|
2796 static void rtl8169_phy_reset(struct net_device *dev, |
|
2797 struct rtl8169_private *tp) |
|
2798 { |
|
2799 void __iomem *ioaddr = tp->mmio_addr; |
|
2800 unsigned int i; |
|
2801 |
|
2802 tp->phy_reset_enable(ioaddr); |
|
2803 for (i = 0; i < 100; i++) { |
|
2804 if (!tp->phy_reset_pending(ioaddr)) |
|
2805 return; |
|
2806 msleep(1); |
|
2807 } |
|
2808 netif_err(tp, link, dev, "PHY reset failed\n"); |
|
2809 } |
|
2810 |
|
2811 static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp) |
|
2812 { |
|
2813 void __iomem *ioaddr = tp->mmio_addr; |
|
2814 |
|
2815 rtl_hw_phy_config(dev); |
|
2816 |
|
2817 if (tp->mac_version <= RTL_GIGA_MAC_VER_06) { |
|
2818 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n"); |
|
2819 RTL_W8(0x82, 0x01); |
|
2820 } |
|
2821 |
|
2822 pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40); |
|
2823 |
|
2824 if (tp->mac_version <= RTL_GIGA_MAC_VER_06) |
|
2825 pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08); |
|
2826 |
|
2827 if (tp->mac_version == RTL_GIGA_MAC_VER_02) { |
|
2828 dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n"); |
|
2829 RTL_W8(0x82, 0x01); |
|
2830 dprintk("Set PHY Reg 0x0bh = 0x00h\n"); |
|
2831 mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0 |
|
2832 } |
|
2833 |
|
2834 rtl8169_phy_reset(dev, tp); |
|
2835 |
|
2836 /* |
|
2837 * rtl8169_set_speed_xmii takes good care of the Fast Ethernet |
|
2838 * only 8101. Don't panic. |
|
2839 */ |
|
2840 rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL); |
|
2841 |
|
2842 if (RTL_R8(PHYstatus) & TBI_Enable) |
|
2843 netif_info(tp, link, dev, "TBI auto-negotiating\n"); |
|
2844 } |
|
2845 |
|
2846 static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr) |
|
2847 { |
|
2848 void __iomem *ioaddr = tp->mmio_addr; |
|
2849 u32 high; |
|
2850 u32 low; |
|
2851 |
|
2852 low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24); |
|
2853 high = addr[4] | (addr[5] << 8); |
|
2854 |
|
2855 spin_lock_irq(&tp->lock); |
|
2856 |
|
2857 RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
2858 |
|
2859 RTL_W32(MAC4, high); |
|
2860 RTL_R32(MAC4); |
|
2861 |
|
2862 RTL_W32(MAC0, low); |
|
2863 RTL_R32(MAC0); |
|
2864 |
|
2865 RTL_W8(Cfg9346, Cfg9346_Lock); |
|
2866 |
|
2867 spin_unlock_irq(&tp->lock); |
|
2868 } |
|
2869 |
|
2870 static int rtl_set_mac_address(struct net_device *dev, void *p) |
|
2871 { |
|
2872 struct rtl8169_private *tp = netdev_priv(dev); |
|
2873 struct sockaddr *addr = p; |
|
2874 |
|
2875 if (!is_valid_ether_addr(addr->sa_data)) |
|
2876 return -EADDRNOTAVAIL; |
|
2877 |
|
2878 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); |
|
2879 |
|
2880 rtl_rar_set(tp, dev->dev_addr); |
|
2881 |
|
2882 return 0; |
|
2883 } |
|
2884 |
|
2885 static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) |
|
2886 { |
|
2887 struct rtl8169_private *tp = netdev_priv(dev); |
|
2888 struct mii_ioctl_data *data = if_mii(ifr); |
|
2889 |
|
2890 return netif_running(dev) ? tp->do_ioctl(tp, data, cmd) : -ENODEV; |
|
2891 } |
|
2892 |
|
2893 static int rtl_xmii_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd) |
|
2894 { |
|
2895 switch (cmd) { |
|
2896 case SIOCGMIIPHY: |
|
2897 data->phy_id = 32; /* Internal PHY */ |
|
2898 return 0; |
|
2899 |
|
2900 case SIOCGMIIREG: |
|
2901 data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f); |
|
2902 return 0; |
|
2903 |
|
2904 case SIOCSMIIREG: |
|
2905 mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in); |
|
2906 return 0; |
|
2907 } |
|
2908 return -EOPNOTSUPP; |
|
2909 } |
|
2910 |
|
2911 static int rtl_tbi_ioctl(struct rtl8169_private *tp, struct mii_ioctl_data *data, int cmd) |
|
2912 { |
|
2913 return -EOPNOTSUPP; |
|
2914 } |
|
2915 |
|
2916 static const struct rtl_cfg_info { |
|
2917 void (*hw_start)(struct net_device *); |
|
2918 unsigned int region; |
|
2919 unsigned int align; |
|
2920 u16 intr_event; |
|
2921 u16 napi_event; |
|
2922 unsigned features; |
|
2923 u8 default_ver; |
|
2924 } rtl_cfg_infos [] = { |
|
2925 [RTL_CFG_0] = { |
|
2926 .hw_start = rtl_hw_start_8169, |
|
2927 .region = 1, |
|
2928 .align = 0, |
|
2929 .intr_event = SYSErr | LinkChg | RxOverflow | |
|
2930 RxFIFOOver | TxErr | TxOK | RxOK | RxErr, |
|
2931 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow, |
|
2932 .features = RTL_FEATURE_GMII, |
|
2933 .default_ver = RTL_GIGA_MAC_VER_01, |
|
2934 }, |
|
2935 [RTL_CFG_1] = { |
|
2936 .hw_start = rtl_hw_start_8168, |
|
2937 .region = 2, |
|
2938 .align = 8, |
|
2939 .intr_event = SYSErr | RxFIFOOver | LinkChg | RxOverflow | |
|
2940 TxErr | TxOK | RxOK | RxErr, |
|
2941 .napi_event = TxErr | TxOK | RxOK | RxOverflow, |
|
2942 .features = RTL_FEATURE_GMII | RTL_FEATURE_MSI, |
|
2943 .default_ver = RTL_GIGA_MAC_VER_11, |
|
2944 }, |
|
2945 [RTL_CFG_2] = { |
|
2946 .hw_start = rtl_hw_start_8101, |
|
2947 .region = 2, |
|
2948 .align = 8, |
|
2949 .intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout | |
|
2950 RxFIFOOver | TxErr | TxOK | RxOK | RxErr, |
|
2951 .napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow, |
|
2952 .features = RTL_FEATURE_MSI, |
|
2953 .default_ver = RTL_GIGA_MAC_VER_13, |
|
2954 } |
|
2955 }; |
|
2956 |
|
2957 /* Cfg9346_Unlock assumed. */ |
|
2958 static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr, |
|
2959 const struct rtl_cfg_info *cfg) |
|
2960 { |
|
2961 unsigned msi = 0; |
|
2962 u8 cfg2; |
|
2963 |
|
2964 cfg2 = RTL_R8(Config2) & ~MSIEnable; |
|
2965 if (cfg->features & RTL_FEATURE_MSI) { |
|
2966 if (pci_enable_msi(pdev)) { |
|
2967 dev_info(&pdev->dev, "no MSI. Back to INTx.\n"); |
|
2968 } else { |
|
2969 cfg2 |= MSIEnable; |
|
2970 msi = RTL_FEATURE_MSI; |
|
2971 } |
|
2972 } |
|
2973 RTL_W8(Config2, cfg2); |
|
2974 return msi; |
|
2975 } |
|
2976 |
|
2977 static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp) |
|
2978 { |
|
2979 if (tp->features & RTL_FEATURE_MSI) { |
|
2980 pci_disable_msi(pdev); |
|
2981 tp->features &= ~RTL_FEATURE_MSI; |
|
2982 } |
|
2983 } |
|
2984 |
|
2985 static const struct net_device_ops rtl8169_netdev_ops = { |
|
2986 .ndo_open = rtl8169_open, |
|
2987 .ndo_stop = rtl8169_close, |
|
2988 .ndo_get_stats = rtl8169_get_stats, |
|
2989 .ndo_start_xmit = rtl8169_start_xmit, |
|
2990 .ndo_tx_timeout = rtl8169_tx_timeout, |
|
2991 .ndo_validate_addr = eth_validate_addr, |
|
2992 .ndo_change_mtu = rtl8169_change_mtu, |
|
2993 .ndo_set_mac_address = rtl_set_mac_address, |
|
2994 .ndo_do_ioctl = rtl8169_ioctl, |
|
2995 .ndo_set_multicast_list = rtl_set_rx_mode, |
|
2996 #ifdef CONFIG_R8169_VLAN |
|
2997 .ndo_vlan_rx_register = rtl8169_vlan_rx_register, |
|
2998 #endif |
|
2999 #ifdef CONFIG_NET_POLL_CONTROLLER |
|
3000 .ndo_poll_controller = rtl8169_netpoll, |
|
3001 #endif |
|
3002 |
|
3003 }; |
|
3004 |
|
3005 static int __devinit |
|
3006 rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) |
|
3007 { |
|
3008 const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data; |
|
3009 const unsigned int region = cfg->region; |
|
3010 struct rtl8169_private *tp; |
|
3011 struct mii_if_info *mii; |
|
3012 struct net_device *dev; |
|
3013 void __iomem *ioaddr; |
|
3014 unsigned int i; |
|
3015 int rc; |
|
3016 |
|
3017 if (netif_msg_drv(&debug)) { |
|
3018 printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n", |
|
3019 MODULENAME, RTL8169_VERSION); |
|
3020 } |
|
3021 |
|
3022 dev = alloc_etherdev(sizeof (*tp)); |
|
3023 if (!dev) { |
|
3024 if (netif_msg_drv(&debug)) |
|
3025 dev_err(&pdev->dev, "unable to alloc new ethernet\n"); |
|
3026 rc = -ENOMEM; |
|
3027 goto out; |
|
3028 } |
|
3029 |
|
3030 SET_NETDEV_DEV(dev, &pdev->dev); |
|
3031 dev->netdev_ops = &rtl8169_netdev_ops; |
|
3032 tp = netdev_priv(dev); |
|
3033 tp->dev = dev; |
|
3034 tp->pci_dev = pdev; |
|
3035 tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT); |
|
3036 |
|
3037 mii = &tp->mii; |
|
3038 mii->dev = dev; |
|
3039 mii->mdio_read = rtl_mdio_read; |
|
3040 mii->mdio_write = rtl_mdio_write; |
|
3041 mii->phy_id_mask = 0x1f; |
|
3042 mii->reg_num_mask = 0x1f; |
|
3043 mii->supports_gmii = !!(cfg->features & RTL_FEATURE_GMII); |
|
3044 |
|
3045 /* enable device (incl. PCI PM wakeup and hotplug setup) */ |
|
3046 rc = pci_enable_device(pdev); |
|
3047 if (rc < 0) { |
|
3048 netif_err(tp, probe, dev, "enable failure\n"); |
|
3049 goto err_out_free_dev_1; |
|
3050 } |
|
3051 |
|
3052 if (pci_set_mwi(pdev) < 0) |
|
3053 netif_info(tp, probe, dev, "Mem-Wr-Inval unavailable\n"); |
|
3054 |
|
3055 /* make sure PCI base addr 1 is MMIO */ |
|
3056 if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) { |
|
3057 netif_err(tp, probe, dev, |
|
3058 "region #%d not an MMIO resource, aborting\n", |
|
3059 region); |
|
3060 rc = -ENODEV; |
|
3061 goto err_out_mwi_2; |
|
3062 } |
|
3063 |
|
3064 /* check for weird/broken PCI region reporting */ |
|
3065 if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) { |
|
3066 netif_err(tp, probe, dev, |
|
3067 "Invalid PCI region size(s), aborting\n"); |
|
3068 rc = -ENODEV; |
|
3069 goto err_out_mwi_2; |
|
3070 } |
|
3071 |
|
3072 rc = pci_request_regions(pdev, MODULENAME); |
|
3073 if (rc < 0) { |
|
3074 netif_err(tp, probe, dev, "could not request regions\n"); |
|
3075 goto err_out_mwi_2; |
|
3076 } |
|
3077 |
|
3078 tp->cp_cmd = PCIMulRW | RxChkSum; |
|
3079 |
|
3080 if ((sizeof(dma_addr_t) > 4) && |
|
3081 !pci_set_dma_mask(pdev, DMA_BIT_MASK(64)) && use_dac) { |
|
3082 tp->cp_cmd |= PCIDAC; |
|
3083 dev->features |= NETIF_F_HIGHDMA; |
|
3084 } else { |
|
3085 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); |
|
3086 if (rc < 0) { |
|
3087 netif_err(tp, probe, dev, "DMA configuration failed\n"); |
|
3088 goto err_out_free_res_3; |
|
3089 } |
|
3090 } |
|
3091 |
|
3092 /* ioremap MMIO region */ |
|
3093 ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE); |
|
3094 if (!ioaddr) { |
|
3095 netif_err(tp, probe, dev, "cannot remap MMIO, aborting\n"); |
|
3096 rc = -EIO; |
|
3097 goto err_out_free_res_3; |
|
3098 } |
|
3099 |
|
3100 tp->pcie_cap = pci_find_capability(pdev, PCI_CAP_ID_EXP); |
|
3101 if (!tp->pcie_cap) |
|
3102 netif_info(tp, probe, dev, "no PCI Express capability\n"); |
|
3103 |
|
3104 RTL_W16(IntrMask, 0x0000); |
|
3105 |
|
3106 /* Soft reset the chip. */ |
|
3107 RTL_W8(ChipCmd, CmdReset); |
|
3108 |
|
3109 /* Check that the chip has finished the reset. */ |
|
3110 for (i = 0; i < 100; i++) { |
|
3111 if ((RTL_R8(ChipCmd) & CmdReset) == 0) |
|
3112 break; |
|
3113 msleep_interruptible(1); |
|
3114 } |
|
3115 |
|
3116 RTL_W16(IntrStatus, 0xffff); |
|
3117 |
|
3118 pci_set_master(pdev); |
|
3119 |
|
3120 /* Identify chip attached to board */ |
|
3121 rtl8169_get_mac_version(tp, ioaddr); |
|
3122 |
|
3123 /* Use appropriate default if unknown */ |
|
3124 if (tp->mac_version == RTL_GIGA_MAC_NONE) { |
|
3125 netif_notice(tp, probe, dev, |
|
3126 "unknown MAC, using family default\n"); |
|
3127 tp->mac_version = cfg->default_ver; |
|
3128 } |
|
3129 |
|
3130 rtl8169_print_mac_version(tp); |
|
3131 |
|
3132 for (i = 0; i < ARRAY_SIZE(rtl_chip_info); i++) { |
|
3133 if (tp->mac_version == rtl_chip_info[i].mac_version) |
|
3134 break; |
|
3135 } |
|
3136 if (i == ARRAY_SIZE(rtl_chip_info)) { |
|
3137 dev_err(&pdev->dev, |
|
3138 "driver bug, MAC version not found in rtl_chip_info\n"); |
|
3139 goto err_out_msi_4; |
|
3140 } |
|
3141 tp->chipset = i; |
|
3142 |
|
3143 RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
3144 RTL_W8(Config1, RTL_R8(Config1) | PMEnable); |
|
3145 RTL_W8(Config5, RTL_R8(Config5) & PMEStatus); |
|
3146 if ((RTL_R8(Config3) & (LinkUp | MagicPacket)) != 0) |
|
3147 tp->features |= RTL_FEATURE_WOL; |
|
3148 if ((RTL_R8(Config5) & (UWF | BWF | MWF)) != 0) |
|
3149 tp->features |= RTL_FEATURE_WOL; |
|
3150 tp->features |= rtl_try_msi(pdev, ioaddr, cfg); |
|
3151 RTL_W8(Cfg9346, Cfg9346_Lock); |
|
3152 |
|
3153 if ((tp->mac_version <= RTL_GIGA_MAC_VER_06) && |
|
3154 (RTL_R8(PHYstatus) & TBI_Enable)) { |
|
3155 tp->set_speed = rtl8169_set_speed_tbi; |
|
3156 tp->get_settings = rtl8169_gset_tbi; |
|
3157 tp->phy_reset_enable = rtl8169_tbi_reset_enable; |
|
3158 tp->phy_reset_pending = rtl8169_tbi_reset_pending; |
|
3159 tp->link_ok = rtl8169_tbi_link_ok; |
|
3160 tp->do_ioctl = rtl_tbi_ioctl; |
|
3161 |
|
3162 tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */ |
|
3163 } else { |
|
3164 tp->set_speed = rtl8169_set_speed_xmii; |
|
3165 tp->get_settings = rtl8169_gset_xmii; |
|
3166 tp->phy_reset_enable = rtl8169_xmii_reset_enable; |
|
3167 tp->phy_reset_pending = rtl8169_xmii_reset_pending; |
|
3168 tp->link_ok = rtl8169_xmii_link_ok; |
|
3169 tp->do_ioctl = rtl_xmii_ioctl; |
|
3170 } |
|
3171 |
|
3172 spin_lock_init(&tp->lock); |
|
3173 |
|
3174 tp->mmio_addr = ioaddr; |
|
3175 |
|
3176 /* Get MAC address */ |
|
3177 for (i = 0; i < MAC_ADDR_LEN; i++) |
|
3178 dev->dev_addr[i] = RTL_R8(MAC0 + i); |
|
3179 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len); |
|
3180 |
|
3181 SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops); |
|
3182 dev->watchdog_timeo = RTL8169_TX_TIMEOUT; |
|
3183 dev->irq = pdev->irq; |
|
3184 dev->base_addr = (unsigned long) ioaddr; |
|
3185 |
|
3186 netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT); |
|
3187 |
|
3188 #ifdef CONFIG_R8169_VLAN |
|
3189 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX; |
|
3190 #endif |
|
3191 |
|
3192 tp->intr_mask = 0xffff; |
|
3193 tp->align = cfg->align; |
|
3194 tp->hw_start = cfg->hw_start; |
|
3195 tp->intr_event = cfg->intr_event; |
|
3196 tp->napi_event = cfg->napi_event; |
|
3197 |
|
3198 init_timer(&tp->timer); |
|
3199 tp->timer.data = (unsigned long) dev; |
|
3200 tp->timer.function = rtl8169_phy_timer; |
|
3201 |
|
3202 rc = register_netdev(dev); |
|
3203 if (rc < 0) |
|
3204 goto err_out_msi_4; |
|
3205 |
|
3206 pci_set_drvdata(pdev, dev); |
|
3207 |
|
3208 netif_info(tp, probe, dev, "%s at 0x%lx, %pM, XID %08x IRQ %d\n", |
|
3209 rtl_chip_info[tp->chipset].name, |
|
3210 dev->base_addr, dev->dev_addr, |
|
3211 (u32)(RTL_R32(TxConfig) & 0x9cf0f8ff), dev->irq); |
|
3212 |
|
3213 rtl8169_init_phy(dev, tp); |
|
3214 |
|
3215 /* |
|
3216 * Pretend we are using VLANs; This bypasses a nasty bug where |
|
3217 * Interrupts stop flowing on high load on 8110SCd controllers. |
|
3218 */ |
|
3219 if (tp->mac_version == RTL_GIGA_MAC_VER_05) |
|
3220 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | RxVlan); |
|
3221 |
|
3222 device_set_wakeup_enable(&pdev->dev, tp->features & RTL_FEATURE_WOL); |
|
3223 |
|
3224 if (pci_dev_run_wake(pdev)) |
|
3225 pm_runtime_put_noidle(&pdev->dev); |
|
3226 |
|
3227 out: |
|
3228 return rc; |
|
3229 |
|
3230 err_out_msi_4: |
|
3231 rtl_disable_msi(pdev, tp); |
|
3232 iounmap(ioaddr); |
|
3233 err_out_free_res_3: |
|
3234 pci_release_regions(pdev); |
|
3235 err_out_mwi_2: |
|
3236 pci_clear_mwi(pdev); |
|
3237 pci_disable_device(pdev); |
|
3238 err_out_free_dev_1: |
|
3239 free_netdev(dev); |
|
3240 goto out; |
|
3241 } |
|
3242 |
|
3243 static void __devexit rtl8169_remove_one(struct pci_dev *pdev) |
|
3244 { |
|
3245 struct net_device *dev = pci_get_drvdata(pdev); |
|
3246 struct rtl8169_private *tp = netdev_priv(dev); |
|
3247 |
|
3248 flush_scheduled_work(); |
|
3249 |
|
3250 unregister_netdev(dev); |
|
3251 |
|
3252 if (pci_dev_run_wake(pdev)) |
|
3253 pm_runtime_get_noresume(&pdev->dev); |
|
3254 |
|
3255 /* restore original MAC address */ |
|
3256 rtl_rar_set(tp, dev->perm_addr); |
|
3257 |
|
3258 rtl_disable_msi(pdev, tp); |
|
3259 rtl8169_release_board(pdev, dev, tp->mmio_addr); |
|
3260 pci_set_drvdata(pdev, NULL); |
|
3261 } |
|
3262 |
|
3263 static void rtl8169_set_rxbufsize(struct rtl8169_private *tp, |
|
3264 unsigned int mtu) |
|
3265 { |
|
3266 unsigned int max_frame = mtu + VLAN_ETH_HLEN + ETH_FCS_LEN; |
|
3267 |
|
3268 if (max_frame != 16383) |
|
3269 printk(KERN_WARNING PFX "WARNING! Changing of MTU on this " |
|
3270 "NIC may lead to frame reception errors!\n"); |
|
3271 |
|
3272 tp->rx_buf_sz = (max_frame > RX_BUF_SIZE) ? max_frame : RX_BUF_SIZE; |
|
3273 } |
|
3274 |
|
3275 static int rtl8169_open(struct net_device *dev) |
|
3276 { |
|
3277 struct rtl8169_private *tp = netdev_priv(dev); |
|
3278 struct pci_dev *pdev = tp->pci_dev; |
|
3279 int retval = -ENOMEM; |
|
3280 |
|
3281 pm_runtime_get_sync(&pdev->dev); |
|
3282 |
|
3283 /* |
|
3284 * Note that we use a magic value here, its wierd I know |
|
3285 * its done because, some subset of rtl8169 hardware suffers from |
|
3286 * a problem in which frames received that are longer than |
|
3287 * the size set in RxMaxSize register return garbage sizes |
|
3288 * when received. To avoid this we need to turn off filtering, |
|
3289 * which is done by setting a value of 16383 in the RxMaxSize register |
|
3290 * and allocating 16k frames to handle the largest possible rx value |
|
3291 * thats what the magic math below does. |
|
3292 */ |
|
3293 rtl8169_set_rxbufsize(tp, 16383 - VLAN_ETH_HLEN - ETH_FCS_LEN); |
|
3294 |
|
3295 /* |
|
3296 * Rx and Tx desscriptors needs 256 bytes alignment. |
|
3297 * dma_alloc_coherent provides more. |
|
3298 */ |
|
3299 tp->TxDescArray = dma_alloc_coherent(&pdev->dev, R8169_TX_RING_BYTES, |
|
3300 &tp->TxPhyAddr, GFP_KERNEL); |
|
3301 if (!tp->TxDescArray) |
|
3302 goto err_pm_runtime_put; |
|
3303 |
|
3304 tp->RxDescArray = dma_alloc_coherent(&pdev->dev, R8169_RX_RING_BYTES, |
|
3305 &tp->RxPhyAddr, GFP_KERNEL); |
|
3306 if (!tp->RxDescArray) |
|
3307 goto err_free_tx_0; |
|
3308 |
|
3309 retval = rtl8169_init_ring(dev); |
|
3310 if (retval < 0) |
|
3311 goto err_free_rx_1; |
|
3312 |
|
3313 INIT_DELAYED_WORK(&tp->task, NULL); |
|
3314 |
|
3315 smp_mb(); |
|
3316 |
|
3317 retval = request_irq(dev->irq, rtl8169_interrupt, |
|
3318 (tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED, |
|
3319 dev->name, dev); |
|
3320 if (retval < 0) |
|
3321 goto err_release_ring_2; |
|
3322 |
|
3323 napi_enable(&tp->napi); |
|
3324 |
|
3325 rtl_hw_start(dev); |
|
3326 |
|
3327 rtl8169_request_timer(dev); |
|
3328 |
|
3329 tp->saved_wolopts = 0; |
|
3330 pm_runtime_put_noidle(&pdev->dev); |
|
3331 |
|
3332 rtl8169_check_link_status(dev, tp, tp->mmio_addr); |
|
3333 out: |
|
3334 return retval; |
|
3335 |
|
3336 err_release_ring_2: |
|
3337 rtl8169_rx_clear(tp); |
|
3338 err_free_rx_1: |
|
3339 dma_free_coherent(&pdev->dev, R8169_RX_RING_BYTES, tp->RxDescArray, |
|
3340 tp->RxPhyAddr); |
|
3341 tp->RxDescArray = NULL; |
|
3342 err_free_tx_0: |
|
3343 dma_free_coherent(&pdev->dev, R8169_TX_RING_BYTES, tp->TxDescArray, |
|
3344 tp->TxPhyAddr); |
|
3345 tp->TxDescArray = NULL; |
|
3346 err_pm_runtime_put: |
|
3347 pm_runtime_put_noidle(&pdev->dev); |
|
3348 goto out; |
|
3349 } |
|
3350 |
|
3351 static void rtl8169_hw_reset(void __iomem *ioaddr) |
|
3352 { |
|
3353 /* Disable interrupts */ |
|
3354 rtl8169_irq_mask_and_ack(ioaddr); |
|
3355 |
|
3356 /* Reset the chipset */ |
|
3357 RTL_W8(ChipCmd, CmdReset); |
|
3358 |
|
3359 /* PCI commit */ |
|
3360 RTL_R8(ChipCmd); |
|
3361 } |
|
3362 |
|
3363 static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp) |
|
3364 { |
|
3365 void __iomem *ioaddr = tp->mmio_addr; |
|
3366 u32 cfg = rtl8169_rx_config; |
|
3367 |
|
3368 cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask); |
|
3369 RTL_W32(RxConfig, cfg); |
|
3370 |
|
3371 /* Set DMA burst size and Interframe Gap Time */ |
|
3372 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) | |
|
3373 (InterFrameGap << TxInterFrameGapShift)); |
|
3374 } |
|
3375 |
|
3376 static void rtl_hw_start(struct net_device *dev) |
|
3377 { |
|
3378 struct rtl8169_private *tp = netdev_priv(dev); |
|
3379 void __iomem *ioaddr = tp->mmio_addr; |
|
3380 unsigned int i; |
|
3381 |
|
3382 /* Soft reset the chip. */ |
|
3383 RTL_W8(ChipCmd, CmdReset); |
|
3384 |
|
3385 /* Check that the chip has finished the reset. */ |
|
3386 for (i = 0; i < 100; i++) { |
|
3387 if ((RTL_R8(ChipCmd) & CmdReset) == 0) |
|
3388 break; |
|
3389 msleep_interruptible(1); |
|
3390 } |
|
3391 |
|
3392 tp->hw_start(dev); |
|
3393 |
|
3394 netif_start_queue(dev); |
|
3395 } |
|
3396 |
|
3397 |
|
3398 static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp, |
|
3399 void __iomem *ioaddr) |
|
3400 { |
|
3401 /* |
|
3402 * Magic spell: some iop3xx ARM board needs the TxDescAddrHigh |
|
3403 * register to be written before TxDescAddrLow to work. |
|
3404 * Switching from MMIO to I/O access fixes the issue as well. |
|
3405 */ |
|
3406 RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32); |
|
3407 RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_BIT_MASK(32)); |
|
3408 RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32); |
|
3409 RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_BIT_MASK(32)); |
|
3410 } |
|
3411 |
|
3412 static u16 rtl_rw_cpluscmd(void __iomem *ioaddr) |
|
3413 { |
|
3414 u16 cmd; |
|
3415 |
|
3416 cmd = RTL_R16(CPlusCmd); |
|
3417 RTL_W16(CPlusCmd, cmd); |
|
3418 return cmd; |
|
3419 } |
|
3420 |
|
3421 static void rtl_set_rx_max_size(void __iomem *ioaddr, unsigned int rx_buf_sz) |
|
3422 { |
|
3423 /* Low hurts. Let's disable the filtering. */ |
|
3424 RTL_W16(RxMaxSize, rx_buf_sz + 1); |
|
3425 } |
|
3426 |
|
3427 static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version) |
|
3428 { |
|
3429 static const struct { |
|
3430 u32 mac_version; |
|
3431 u32 clk; |
|
3432 u32 val; |
|
3433 } cfg2_info [] = { |
|
3434 { RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd |
|
3435 { RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff }, |
|
3436 { RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe |
|
3437 { RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff } |
|
3438 }, *p = cfg2_info; |
|
3439 unsigned int i; |
|
3440 u32 clk; |
|
3441 |
|
3442 clk = RTL_R8(Config2) & PCI_Clock_66MHz; |
|
3443 for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) { |
|
3444 if ((p->mac_version == mac_version) && (p->clk == clk)) { |
|
3445 RTL_W32(0x7c, p->val); |
|
3446 break; |
|
3447 } |
|
3448 } |
|
3449 } |
|
3450 |
|
3451 static void rtl_hw_start_8169(struct net_device *dev) |
|
3452 { |
|
3453 struct rtl8169_private *tp = netdev_priv(dev); |
|
3454 void __iomem *ioaddr = tp->mmio_addr; |
|
3455 struct pci_dev *pdev = tp->pci_dev; |
|
3456 |
|
3457 if (tp->mac_version == RTL_GIGA_MAC_VER_05) { |
|
3458 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW); |
|
3459 pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08); |
|
3460 } |
|
3461 |
|
3462 RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
3463 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) || |
|
3464 (tp->mac_version == RTL_GIGA_MAC_VER_02) || |
|
3465 (tp->mac_version == RTL_GIGA_MAC_VER_03) || |
|
3466 (tp->mac_version == RTL_GIGA_MAC_VER_04)) |
|
3467 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
3468 |
|
3469 RTL_W8(EarlyTxThres, EarlyTxThld); |
|
3470 |
|
3471 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz); |
|
3472 |
|
3473 if ((tp->mac_version == RTL_GIGA_MAC_VER_01) || |
|
3474 (tp->mac_version == RTL_GIGA_MAC_VER_02) || |
|
3475 (tp->mac_version == RTL_GIGA_MAC_VER_03) || |
|
3476 (tp->mac_version == RTL_GIGA_MAC_VER_04)) |
|
3477 rtl_set_rx_tx_config_registers(tp); |
|
3478 |
|
3479 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW; |
|
3480 |
|
3481 if ((tp->mac_version == RTL_GIGA_MAC_VER_02) || |
|
3482 (tp->mac_version == RTL_GIGA_MAC_VER_03)) { |
|
3483 dprintk("Set MAC Reg C+CR Offset 0xE0. " |
|
3484 "Bit-3 and bit-14 MUST be 1\n"); |
|
3485 tp->cp_cmd |= (1 << 14); |
|
3486 } |
|
3487 |
|
3488 RTL_W16(CPlusCmd, tp->cp_cmd); |
|
3489 |
|
3490 rtl8169_set_magic_reg(ioaddr, tp->mac_version); |
|
3491 |
|
3492 /* |
|
3493 * Undocumented corner. Supposedly: |
|
3494 * (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets |
|
3495 */ |
|
3496 RTL_W16(IntrMitigate, 0x0000); |
|
3497 |
|
3498 rtl_set_rx_tx_desc_registers(tp, ioaddr); |
|
3499 |
|
3500 if ((tp->mac_version != RTL_GIGA_MAC_VER_01) && |
|
3501 (tp->mac_version != RTL_GIGA_MAC_VER_02) && |
|
3502 (tp->mac_version != RTL_GIGA_MAC_VER_03) && |
|
3503 (tp->mac_version != RTL_GIGA_MAC_VER_04)) { |
|
3504 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
3505 rtl_set_rx_tx_config_registers(tp); |
|
3506 } |
|
3507 |
|
3508 RTL_W8(Cfg9346, Cfg9346_Lock); |
|
3509 |
|
3510 /* Initially a 10 us delay. Turned it into a PCI commit. - FR */ |
|
3511 RTL_R8(IntrMask); |
|
3512 |
|
3513 RTL_W32(RxMissed, 0); |
|
3514 |
|
3515 rtl_set_rx_mode(dev); |
|
3516 |
|
3517 /* no early-rx interrupts */ |
|
3518 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); |
|
3519 |
|
3520 /* Enable all known interrupts by setting the interrupt mask. */ |
|
3521 RTL_W16(IntrMask, tp->intr_event); |
|
3522 } |
|
3523 |
|
3524 static void rtl_tx_performance_tweak(struct pci_dev *pdev, u16 force) |
|
3525 { |
|
3526 struct net_device *dev = pci_get_drvdata(pdev); |
|
3527 struct rtl8169_private *tp = netdev_priv(dev); |
|
3528 int cap = tp->pcie_cap; |
|
3529 |
|
3530 if (cap) { |
|
3531 u16 ctl; |
|
3532 |
|
3533 pci_read_config_word(pdev, cap + PCI_EXP_DEVCTL, &ctl); |
|
3534 ctl = (ctl & ~PCI_EXP_DEVCTL_READRQ) | force; |
|
3535 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, ctl); |
|
3536 } |
|
3537 } |
|
3538 |
|
3539 static void rtl_csi_access_enable(void __iomem *ioaddr) |
|
3540 { |
|
3541 u32 csi; |
|
3542 |
|
3543 csi = rtl_csi_read(ioaddr, 0x070c) & 0x00ffffff; |
|
3544 rtl_csi_write(ioaddr, 0x070c, csi | 0x27000000); |
|
3545 } |
|
3546 |
|
3547 struct ephy_info { |
|
3548 unsigned int offset; |
|
3549 u16 mask; |
|
3550 u16 bits; |
|
3551 }; |
|
3552 |
|
3553 static void rtl_ephy_init(void __iomem *ioaddr, const struct ephy_info *e, int len) |
|
3554 { |
|
3555 u16 w; |
|
3556 |
|
3557 while (len-- > 0) { |
|
3558 w = (rtl_ephy_read(ioaddr, e->offset) & ~e->mask) | e->bits; |
|
3559 rtl_ephy_write(ioaddr, e->offset, w); |
|
3560 e++; |
|
3561 } |
|
3562 } |
|
3563 |
|
3564 static void rtl_disable_clock_request(struct pci_dev *pdev) |
|
3565 { |
|
3566 struct net_device *dev = pci_get_drvdata(pdev); |
|
3567 struct rtl8169_private *tp = netdev_priv(dev); |
|
3568 int cap = tp->pcie_cap; |
|
3569 |
|
3570 if (cap) { |
|
3571 u16 ctl; |
|
3572 |
|
3573 pci_read_config_word(pdev, cap + PCI_EXP_LNKCTL, &ctl); |
|
3574 ctl &= ~PCI_EXP_LNKCTL_CLKREQ_EN; |
|
3575 pci_write_config_word(pdev, cap + PCI_EXP_LNKCTL, ctl); |
|
3576 } |
|
3577 } |
|
3578 |
|
3579 #define R8168_CPCMD_QUIRK_MASK (\ |
|
3580 EnableBist | \ |
|
3581 Mac_dbgo_oe | \ |
|
3582 Force_half_dup | \ |
|
3583 Force_rxflow_en | \ |
|
3584 Force_txflow_en | \ |
|
3585 Cxpl_dbg_sel | \ |
|
3586 ASF | \ |
|
3587 PktCntrDisable | \ |
|
3588 Mac_dbgo_sel) |
|
3589 |
|
3590 static void rtl_hw_start_8168bb(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3591 { |
|
3592 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); |
|
3593 |
|
3594 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); |
|
3595 |
|
3596 rtl_tx_performance_tweak(pdev, |
|
3597 (0x5 << MAX_READ_REQUEST_SHIFT) | PCI_EXP_DEVCTL_NOSNOOP_EN); |
|
3598 } |
|
3599 |
|
3600 static void rtl_hw_start_8168bef(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3601 { |
|
3602 rtl_hw_start_8168bb(ioaddr, pdev); |
|
3603 |
|
3604 RTL_W8(EarlyTxThres, EarlyTxThld); |
|
3605 |
|
3606 RTL_W8(Config4, RTL_R8(Config4) & ~(1 << 0)); |
|
3607 } |
|
3608 |
|
3609 static void __rtl_hw_start_8168cp(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3610 { |
|
3611 RTL_W8(Config1, RTL_R8(Config1) | Speed_down); |
|
3612 |
|
3613 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); |
|
3614 |
|
3615 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); |
|
3616 |
|
3617 rtl_disable_clock_request(pdev); |
|
3618 |
|
3619 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); |
|
3620 } |
|
3621 |
|
3622 static void rtl_hw_start_8168cp_1(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3623 { |
|
3624 static const struct ephy_info e_info_8168cp[] = { |
|
3625 { 0x01, 0, 0x0001 }, |
|
3626 { 0x02, 0x0800, 0x1000 }, |
|
3627 { 0x03, 0, 0x0042 }, |
|
3628 { 0x06, 0x0080, 0x0000 }, |
|
3629 { 0x07, 0, 0x2000 } |
|
3630 }; |
|
3631 |
|
3632 rtl_csi_access_enable(ioaddr); |
|
3633 |
|
3634 rtl_ephy_init(ioaddr, e_info_8168cp, ARRAY_SIZE(e_info_8168cp)); |
|
3635 |
|
3636 __rtl_hw_start_8168cp(ioaddr, pdev); |
|
3637 } |
|
3638 |
|
3639 static void rtl_hw_start_8168cp_2(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3640 { |
|
3641 rtl_csi_access_enable(ioaddr); |
|
3642 |
|
3643 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); |
|
3644 |
|
3645 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); |
|
3646 |
|
3647 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); |
|
3648 } |
|
3649 |
|
3650 static void rtl_hw_start_8168cp_3(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3651 { |
|
3652 rtl_csi_access_enable(ioaddr); |
|
3653 |
|
3654 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); |
|
3655 |
|
3656 /* Magic. */ |
|
3657 RTL_W8(DBG_REG, 0x20); |
|
3658 |
|
3659 RTL_W8(EarlyTxThres, EarlyTxThld); |
|
3660 |
|
3661 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); |
|
3662 |
|
3663 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); |
|
3664 } |
|
3665 |
|
3666 static void rtl_hw_start_8168c_1(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3667 { |
|
3668 static const struct ephy_info e_info_8168c_1[] = { |
|
3669 { 0x02, 0x0800, 0x1000 }, |
|
3670 { 0x03, 0, 0x0002 }, |
|
3671 { 0x06, 0x0080, 0x0000 } |
|
3672 }; |
|
3673 |
|
3674 rtl_csi_access_enable(ioaddr); |
|
3675 |
|
3676 RTL_W8(DBG_REG, 0x06 | FIX_NAK_1 | FIX_NAK_2); |
|
3677 |
|
3678 rtl_ephy_init(ioaddr, e_info_8168c_1, ARRAY_SIZE(e_info_8168c_1)); |
|
3679 |
|
3680 __rtl_hw_start_8168cp(ioaddr, pdev); |
|
3681 } |
|
3682 |
|
3683 static void rtl_hw_start_8168c_2(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3684 { |
|
3685 static const struct ephy_info e_info_8168c_2[] = { |
|
3686 { 0x01, 0, 0x0001 }, |
|
3687 { 0x03, 0x0400, 0x0220 } |
|
3688 }; |
|
3689 |
|
3690 rtl_csi_access_enable(ioaddr); |
|
3691 |
|
3692 rtl_ephy_init(ioaddr, e_info_8168c_2, ARRAY_SIZE(e_info_8168c_2)); |
|
3693 |
|
3694 __rtl_hw_start_8168cp(ioaddr, pdev); |
|
3695 } |
|
3696 |
|
3697 static void rtl_hw_start_8168c_3(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3698 { |
|
3699 rtl_hw_start_8168c_2(ioaddr, pdev); |
|
3700 } |
|
3701 |
|
3702 static void rtl_hw_start_8168c_4(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3703 { |
|
3704 rtl_csi_access_enable(ioaddr); |
|
3705 |
|
3706 __rtl_hw_start_8168cp(ioaddr, pdev); |
|
3707 } |
|
3708 |
|
3709 static void rtl_hw_start_8168d(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3710 { |
|
3711 rtl_csi_access_enable(ioaddr); |
|
3712 |
|
3713 rtl_disable_clock_request(pdev); |
|
3714 |
|
3715 RTL_W8(EarlyTxThres, EarlyTxThld); |
|
3716 |
|
3717 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); |
|
3718 |
|
3719 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R8168_CPCMD_QUIRK_MASK); |
|
3720 } |
|
3721 |
|
3722 static void rtl_hw_start_8168(struct net_device *dev) |
|
3723 { |
|
3724 struct rtl8169_private *tp = netdev_priv(dev); |
|
3725 void __iomem *ioaddr = tp->mmio_addr; |
|
3726 struct pci_dev *pdev = tp->pci_dev; |
|
3727 |
|
3728 RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
3729 |
|
3730 RTL_W8(EarlyTxThres, EarlyTxThld); |
|
3731 |
|
3732 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz); |
|
3733 |
|
3734 tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1; |
|
3735 |
|
3736 RTL_W16(CPlusCmd, tp->cp_cmd); |
|
3737 |
|
3738 RTL_W16(IntrMitigate, 0x5151); |
|
3739 |
|
3740 /* Work around for RxFIFO overflow. */ |
|
3741 if (tp->mac_version == RTL_GIGA_MAC_VER_11) { |
|
3742 tp->intr_event |= RxFIFOOver | PCSTimeout; |
|
3743 tp->intr_event &= ~RxOverflow; |
|
3744 } |
|
3745 |
|
3746 rtl_set_rx_tx_desc_registers(tp, ioaddr); |
|
3747 |
|
3748 rtl_set_rx_mode(dev); |
|
3749 |
|
3750 RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) | |
|
3751 (InterFrameGap << TxInterFrameGapShift)); |
|
3752 |
|
3753 RTL_R8(IntrMask); |
|
3754 |
|
3755 switch (tp->mac_version) { |
|
3756 case RTL_GIGA_MAC_VER_11: |
|
3757 rtl_hw_start_8168bb(ioaddr, pdev); |
|
3758 break; |
|
3759 |
|
3760 case RTL_GIGA_MAC_VER_12: |
|
3761 case RTL_GIGA_MAC_VER_17: |
|
3762 rtl_hw_start_8168bef(ioaddr, pdev); |
|
3763 break; |
|
3764 |
|
3765 case RTL_GIGA_MAC_VER_18: |
|
3766 rtl_hw_start_8168cp_1(ioaddr, pdev); |
|
3767 break; |
|
3768 |
|
3769 case RTL_GIGA_MAC_VER_19: |
|
3770 rtl_hw_start_8168c_1(ioaddr, pdev); |
|
3771 break; |
|
3772 |
|
3773 case RTL_GIGA_MAC_VER_20: |
|
3774 rtl_hw_start_8168c_2(ioaddr, pdev); |
|
3775 break; |
|
3776 |
|
3777 case RTL_GIGA_MAC_VER_21: |
|
3778 rtl_hw_start_8168c_3(ioaddr, pdev); |
|
3779 break; |
|
3780 |
|
3781 case RTL_GIGA_MAC_VER_22: |
|
3782 rtl_hw_start_8168c_4(ioaddr, pdev); |
|
3783 break; |
|
3784 |
|
3785 case RTL_GIGA_MAC_VER_23: |
|
3786 rtl_hw_start_8168cp_2(ioaddr, pdev); |
|
3787 break; |
|
3788 |
|
3789 case RTL_GIGA_MAC_VER_24: |
|
3790 rtl_hw_start_8168cp_3(ioaddr, pdev); |
|
3791 break; |
|
3792 |
|
3793 case RTL_GIGA_MAC_VER_25: |
|
3794 case RTL_GIGA_MAC_VER_26: |
|
3795 case RTL_GIGA_MAC_VER_27: |
|
3796 rtl_hw_start_8168d(ioaddr, pdev); |
|
3797 break; |
|
3798 |
|
3799 default: |
|
3800 printk(KERN_ERR PFX "%s: unknown chipset (mac_version = %d).\n", |
|
3801 dev->name, tp->mac_version); |
|
3802 break; |
|
3803 } |
|
3804 |
|
3805 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
3806 |
|
3807 RTL_W8(Cfg9346, Cfg9346_Lock); |
|
3808 |
|
3809 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); |
|
3810 |
|
3811 RTL_W16(IntrMask, tp->intr_event); |
|
3812 } |
|
3813 |
|
3814 #define R810X_CPCMD_QUIRK_MASK (\ |
|
3815 EnableBist | \ |
|
3816 Mac_dbgo_oe | \ |
|
3817 Force_half_dup | \ |
|
3818 Force_rxflow_en | \ |
|
3819 Force_txflow_en | \ |
|
3820 Cxpl_dbg_sel | \ |
|
3821 ASF | \ |
|
3822 PktCntrDisable | \ |
|
3823 PCIDAC | \ |
|
3824 PCIMulRW) |
|
3825 |
|
3826 static void rtl_hw_start_8102e_1(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3827 { |
|
3828 static const struct ephy_info e_info_8102e_1[] = { |
|
3829 { 0x01, 0, 0x6e65 }, |
|
3830 { 0x02, 0, 0x091f }, |
|
3831 { 0x03, 0, 0xc2f9 }, |
|
3832 { 0x06, 0, 0xafb5 }, |
|
3833 { 0x07, 0, 0x0e00 }, |
|
3834 { 0x19, 0, 0xec80 }, |
|
3835 { 0x01, 0, 0x2e65 }, |
|
3836 { 0x01, 0, 0x6e65 } |
|
3837 }; |
|
3838 u8 cfg1; |
|
3839 |
|
3840 rtl_csi_access_enable(ioaddr); |
|
3841 |
|
3842 RTL_W8(DBG_REG, FIX_NAK_1); |
|
3843 |
|
3844 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); |
|
3845 |
|
3846 RTL_W8(Config1, |
|
3847 LEDS1 | LEDS0 | Speed_down | MEMMAP | IOMAP | VPD | PMEnable); |
|
3848 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); |
|
3849 |
|
3850 cfg1 = RTL_R8(Config1); |
|
3851 if ((cfg1 & LEDS0) && (cfg1 & LEDS1)) |
|
3852 RTL_W8(Config1, cfg1 & ~LEDS0); |
|
3853 |
|
3854 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK); |
|
3855 |
|
3856 rtl_ephy_init(ioaddr, e_info_8102e_1, ARRAY_SIZE(e_info_8102e_1)); |
|
3857 } |
|
3858 |
|
3859 static void rtl_hw_start_8102e_2(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3860 { |
|
3861 rtl_csi_access_enable(ioaddr); |
|
3862 |
|
3863 rtl_tx_performance_tweak(pdev, 0x5 << MAX_READ_REQUEST_SHIFT); |
|
3864 |
|
3865 RTL_W8(Config1, MEMMAP | IOMAP | VPD | PMEnable); |
|
3866 RTL_W8(Config3, RTL_R8(Config3) & ~Beacon_en); |
|
3867 |
|
3868 RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) & ~R810X_CPCMD_QUIRK_MASK); |
|
3869 } |
|
3870 |
|
3871 static void rtl_hw_start_8102e_3(void __iomem *ioaddr, struct pci_dev *pdev) |
|
3872 { |
|
3873 rtl_hw_start_8102e_2(ioaddr, pdev); |
|
3874 |
|
3875 rtl_ephy_write(ioaddr, 0x03, 0xc2f9); |
|
3876 } |
|
3877 |
|
3878 static void rtl_hw_start_8101(struct net_device *dev) |
|
3879 { |
|
3880 struct rtl8169_private *tp = netdev_priv(dev); |
|
3881 void __iomem *ioaddr = tp->mmio_addr; |
|
3882 struct pci_dev *pdev = tp->pci_dev; |
|
3883 |
|
3884 if ((tp->mac_version == RTL_GIGA_MAC_VER_13) || |
|
3885 (tp->mac_version == RTL_GIGA_MAC_VER_16)) { |
|
3886 int cap = tp->pcie_cap; |
|
3887 |
|
3888 if (cap) { |
|
3889 pci_write_config_word(pdev, cap + PCI_EXP_DEVCTL, |
|
3890 PCI_EXP_DEVCTL_NOSNOOP_EN); |
|
3891 } |
|
3892 } |
|
3893 |
|
3894 switch (tp->mac_version) { |
|
3895 case RTL_GIGA_MAC_VER_07: |
|
3896 rtl_hw_start_8102e_1(ioaddr, pdev); |
|
3897 break; |
|
3898 |
|
3899 case RTL_GIGA_MAC_VER_08: |
|
3900 rtl_hw_start_8102e_3(ioaddr, pdev); |
|
3901 break; |
|
3902 |
|
3903 case RTL_GIGA_MAC_VER_09: |
|
3904 rtl_hw_start_8102e_2(ioaddr, pdev); |
|
3905 break; |
|
3906 } |
|
3907 |
|
3908 RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
3909 |
|
3910 RTL_W8(EarlyTxThres, EarlyTxThld); |
|
3911 |
|
3912 rtl_set_rx_max_size(ioaddr, tp->rx_buf_sz); |
|
3913 |
|
3914 tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW; |
|
3915 |
|
3916 RTL_W16(CPlusCmd, tp->cp_cmd); |
|
3917 |
|
3918 RTL_W16(IntrMitigate, 0x0000); |
|
3919 |
|
3920 rtl_set_rx_tx_desc_registers(tp, ioaddr); |
|
3921 |
|
3922 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
3923 rtl_set_rx_tx_config_registers(tp); |
|
3924 |
|
3925 RTL_W8(Cfg9346, Cfg9346_Lock); |
|
3926 |
|
3927 RTL_R8(IntrMask); |
|
3928 |
|
3929 rtl_set_rx_mode(dev); |
|
3930 |
|
3931 RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
3932 |
|
3933 RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000); |
|
3934 |
|
3935 RTL_W16(IntrMask, tp->intr_event); |
|
3936 } |
|
3937 |
|
3938 static int rtl8169_change_mtu(struct net_device *dev, int new_mtu) |
|
3939 { |
|
3940 struct rtl8169_private *tp = netdev_priv(dev); |
|
3941 int ret = 0; |
|
3942 |
|
3943 if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu) |
|
3944 return -EINVAL; |
|
3945 |
|
3946 dev->mtu = new_mtu; |
|
3947 |
|
3948 if (!netif_running(dev)) |
|
3949 goto out; |
|
3950 |
|
3951 rtl8169_down(dev); |
|
3952 |
|
3953 rtl8169_set_rxbufsize(tp, dev->mtu); |
|
3954 |
|
3955 ret = rtl8169_init_ring(dev); |
|
3956 if (ret < 0) |
|
3957 goto out; |
|
3958 |
|
3959 napi_enable(&tp->napi); |
|
3960 |
|
3961 rtl_hw_start(dev); |
|
3962 |
|
3963 rtl8169_request_timer(dev); |
|
3964 |
|
3965 out: |
|
3966 return ret; |
|
3967 } |
|
3968 |
|
3969 static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc) |
|
3970 { |
|
3971 desc->addr = cpu_to_le64(0x0badbadbadbadbadull); |
|
3972 desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask); |
|
3973 } |
|
3974 |
|
3975 static void rtl8169_free_rx_skb(struct rtl8169_private *tp, |
|
3976 struct sk_buff **sk_buff, struct RxDesc *desc) |
|
3977 { |
|
3978 struct pci_dev *pdev = tp->pci_dev; |
|
3979 |
|
3980 dma_unmap_single(&pdev->dev, le64_to_cpu(desc->addr), tp->rx_buf_sz, |
|
3981 PCI_DMA_FROMDEVICE); |
|
3982 dev_kfree_skb(*sk_buff); |
|
3983 *sk_buff = NULL; |
|
3984 rtl8169_make_unusable_by_asic(desc); |
|
3985 } |
|
3986 |
|
3987 static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz) |
|
3988 { |
|
3989 u32 eor = le32_to_cpu(desc->opts1) & RingEnd; |
|
3990 |
|
3991 desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz); |
|
3992 } |
|
3993 |
|
3994 static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping, |
|
3995 u32 rx_buf_sz) |
|
3996 { |
|
3997 desc->addr = cpu_to_le64(mapping); |
|
3998 wmb(); |
|
3999 rtl8169_mark_to_asic(desc, rx_buf_sz); |
|
4000 } |
|
4001 |
|
4002 static struct sk_buff *rtl8169_alloc_rx_skb(struct pci_dev *pdev, |
|
4003 struct net_device *dev, |
|
4004 struct RxDesc *desc, int rx_buf_sz, |
|
4005 unsigned int align, gfp_t gfp) |
|
4006 { |
|
4007 struct sk_buff *skb; |
|
4008 dma_addr_t mapping; |
|
4009 unsigned int pad; |
|
4010 |
|
4011 pad = align ? align : NET_IP_ALIGN; |
|
4012 |
|
4013 skb = __netdev_alloc_skb(dev, rx_buf_sz + pad, gfp); |
|
4014 if (!skb) |
|
4015 goto err_out; |
|
4016 |
|
4017 skb_reserve(skb, align ? ((pad - 1) & (unsigned long)skb->data) : pad); |
|
4018 |
|
4019 mapping = dma_map_single(&pdev->dev, skb->data, rx_buf_sz, |
|
4020 PCI_DMA_FROMDEVICE); |
|
4021 |
|
4022 rtl8169_map_to_asic(desc, mapping, rx_buf_sz); |
|
4023 out: |
|
4024 return skb; |
|
4025 |
|
4026 err_out: |
|
4027 rtl8169_make_unusable_by_asic(desc); |
|
4028 goto out; |
|
4029 } |
|
4030 |
|
4031 static void rtl8169_rx_clear(struct rtl8169_private *tp) |
|
4032 { |
|
4033 unsigned int i; |
|
4034 |
|
4035 for (i = 0; i < NUM_RX_DESC; i++) { |
|
4036 if (tp->Rx_skbuff[i]) { |
|
4037 rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i, |
|
4038 tp->RxDescArray + i); |
|
4039 } |
|
4040 } |
|
4041 } |
|
4042 |
|
4043 static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev, |
|
4044 u32 start, u32 end, gfp_t gfp) |
|
4045 { |
|
4046 u32 cur; |
|
4047 |
|
4048 for (cur = start; end - cur != 0; cur++) { |
|
4049 struct sk_buff *skb; |
|
4050 unsigned int i = cur % NUM_RX_DESC; |
|
4051 |
|
4052 WARN_ON((s32)(end - cur) < 0); |
|
4053 |
|
4054 if (tp->Rx_skbuff[i]) |
|
4055 continue; |
|
4056 |
|
4057 skb = rtl8169_alloc_rx_skb(tp->pci_dev, dev, |
|
4058 tp->RxDescArray + i, |
|
4059 tp->rx_buf_sz, tp->align, gfp); |
|
4060 if (!skb) |
|
4061 break; |
|
4062 |
|
4063 tp->Rx_skbuff[i] = skb; |
|
4064 } |
|
4065 return cur - start; |
|
4066 } |
|
4067 |
|
4068 static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc) |
|
4069 { |
|
4070 desc->opts1 |= cpu_to_le32(RingEnd); |
|
4071 } |
|
4072 |
|
4073 static void rtl8169_init_ring_indexes(struct rtl8169_private *tp) |
|
4074 { |
|
4075 tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0; |
|
4076 } |
|
4077 |
|
4078 static int rtl8169_init_ring(struct net_device *dev) |
|
4079 { |
|
4080 struct rtl8169_private *tp = netdev_priv(dev); |
|
4081 |
|
4082 rtl8169_init_ring_indexes(tp); |
|
4083 |
|
4084 memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info)); |
|
4085 memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *)); |
|
4086 |
|
4087 if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC, GFP_KERNEL) != NUM_RX_DESC) |
|
4088 goto err_out; |
|
4089 |
|
4090 rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1); |
|
4091 |
|
4092 return 0; |
|
4093 |
|
4094 err_out: |
|
4095 rtl8169_rx_clear(tp); |
|
4096 return -ENOMEM; |
|
4097 } |
|
4098 |
|
4099 static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb, |
|
4100 struct TxDesc *desc) |
|
4101 { |
|
4102 unsigned int len = tx_skb->len; |
|
4103 |
|
4104 dma_unmap_single(&pdev->dev, le64_to_cpu(desc->addr), len, |
|
4105 PCI_DMA_TODEVICE); |
|
4106 desc->opts1 = 0x00; |
|
4107 desc->opts2 = 0x00; |
|
4108 desc->addr = 0x00; |
|
4109 tx_skb->len = 0; |
|
4110 } |
|
4111 |
|
4112 static void rtl8169_tx_clear(struct rtl8169_private *tp) |
|
4113 { |
|
4114 unsigned int i; |
|
4115 |
|
4116 for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) { |
|
4117 unsigned int entry = i % NUM_TX_DESC; |
|
4118 struct ring_info *tx_skb = tp->tx_skb + entry; |
|
4119 unsigned int len = tx_skb->len; |
|
4120 |
|
4121 if (len) { |
|
4122 struct sk_buff *skb = tx_skb->skb; |
|
4123 |
|
4124 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, |
|
4125 tp->TxDescArray + entry); |
|
4126 if (skb) { |
|
4127 dev_kfree_skb(skb); |
|
4128 tx_skb->skb = NULL; |
|
4129 } |
|
4130 tp->dev->stats.tx_dropped++; |
|
4131 } |
|
4132 } |
|
4133 tp->cur_tx = tp->dirty_tx = 0; |
|
4134 } |
|
4135 |
|
4136 static void rtl8169_schedule_work(struct net_device *dev, work_func_t task) |
|
4137 { |
|
4138 struct rtl8169_private *tp = netdev_priv(dev); |
|
4139 |
|
4140 PREPARE_DELAYED_WORK(&tp->task, task); |
|
4141 schedule_delayed_work(&tp->task, 4); |
|
4142 } |
|
4143 |
|
4144 static void rtl8169_wait_for_quiescence(struct net_device *dev) |
|
4145 { |
|
4146 struct rtl8169_private *tp = netdev_priv(dev); |
|
4147 void __iomem *ioaddr = tp->mmio_addr; |
|
4148 |
|
4149 synchronize_irq(dev->irq); |
|
4150 |
|
4151 /* Wait for any pending NAPI task to complete */ |
|
4152 napi_disable(&tp->napi); |
|
4153 |
|
4154 rtl8169_irq_mask_and_ack(ioaddr); |
|
4155 |
|
4156 tp->intr_mask = 0xffff; |
|
4157 RTL_W16(IntrMask, tp->intr_event); |
|
4158 napi_enable(&tp->napi); |
|
4159 } |
|
4160 |
|
4161 static void rtl8169_reinit_task(struct work_struct *work) |
|
4162 { |
|
4163 struct rtl8169_private *tp = |
|
4164 container_of(work, struct rtl8169_private, task.work); |
|
4165 struct net_device *dev = tp->dev; |
|
4166 int ret; |
|
4167 |
|
4168 rtnl_lock(); |
|
4169 |
|
4170 if (!netif_running(dev)) |
|
4171 goto out_unlock; |
|
4172 |
|
4173 rtl8169_wait_for_quiescence(dev); |
|
4174 rtl8169_close(dev); |
|
4175 |
|
4176 ret = rtl8169_open(dev); |
|
4177 if (unlikely(ret < 0)) { |
|
4178 if (net_ratelimit()) |
|
4179 netif_err(tp, drv, dev, |
|
4180 "reinit failure (status = %d). Rescheduling\n", |
|
4181 ret); |
|
4182 rtl8169_schedule_work(dev, rtl8169_reinit_task); |
|
4183 } |
|
4184 |
|
4185 out_unlock: |
|
4186 rtnl_unlock(); |
|
4187 } |
|
4188 |
|
4189 static void rtl8169_reset_task(struct work_struct *work) |
|
4190 { |
|
4191 struct rtl8169_private *tp = |
|
4192 container_of(work, struct rtl8169_private, task.work); |
|
4193 struct net_device *dev = tp->dev; |
|
4194 |
|
4195 rtnl_lock(); |
|
4196 |
|
4197 if (!netif_running(dev)) |
|
4198 goto out_unlock; |
|
4199 |
|
4200 rtl8169_wait_for_quiescence(dev); |
|
4201 |
|
4202 rtl8169_rx_interrupt(dev, tp, tp->mmio_addr, ~(u32)0); |
|
4203 rtl8169_tx_clear(tp); |
|
4204 |
|
4205 if (tp->dirty_rx == tp->cur_rx) { |
|
4206 rtl8169_init_ring_indexes(tp); |
|
4207 rtl_hw_start(dev); |
|
4208 netif_wake_queue(dev); |
|
4209 rtl8169_check_link_status(dev, tp, tp->mmio_addr); |
|
4210 } else { |
|
4211 if (net_ratelimit()) |
|
4212 netif_emerg(tp, intr, dev, "Rx buffers shortage\n"); |
|
4213 rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
4214 } |
|
4215 |
|
4216 out_unlock: |
|
4217 rtnl_unlock(); |
|
4218 } |
|
4219 |
|
4220 static void rtl8169_tx_timeout(struct net_device *dev) |
|
4221 { |
|
4222 struct rtl8169_private *tp = netdev_priv(dev); |
|
4223 |
|
4224 rtl8169_hw_reset(tp->mmio_addr); |
|
4225 |
|
4226 /* Let's wait a bit while any (async) irq lands on */ |
|
4227 rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
4228 } |
|
4229 |
|
4230 static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb, |
|
4231 u32 opts1) |
|
4232 { |
|
4233 struct skb_shared_info *info = skb_shinfo(skb); |
|
4234 unsigned int cur_frag, entry; |
|
4235 struct TxDesc * uninitialized_var(txd); |
|
4236 |
|
4237 entry = tp->cur_tx; |
|
4238 for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) { |
|
4239 skb_frag_t *frag = info->frags + cur_frag; |
|
4240 dma_addr_t mapping; |
|
4241 u32 status, len; |
|
4242 void *addr; |
|
4243 |
|
4244 entry = (entry + 1) % NUM_TX_DESC; |
|
4245 |
|
4246 txd = tp->TxDescArray + entry; |
|
4247 len = frag->size; |
|
4248 addr = ((void *) page_address(frag->page)) + frag->page_offset; |
|
4249 mapping = dma_map_single(&tp->pci_dev->dev, addr, len, |
|
4250 PCI_DMA_TODEVICE); |
|
4251 |
|
4252 /* anti gcc 2.95.3 bugware (sic) */ |
|
4253 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC)); |
|
4254 |
|
4255 txd->opts1 = cpu_to_le32(status); |
|
4256 txd->addr = cpu_to_le64(mapping); |
|
4257 |
|
4258 tp->tx_skb[entry].len = len; |
|
4259 } |
|
4260 |
|
4261 if (cur_frag) { |
|
4262 tp->tx_skb[entry].skb = skb; |
|
4263 txd->opts1 |= cpu_to_le32(LastFrag); |
|
4264 } |
|
4265 |
|
4266 return cur_frag; |
|
4267 } |
|
4268 |
|
4269 static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev) |
|
4270 { |
|
4271 if (dev->features & NETIF_F_TSO) { |
|
4272 u32 mss = skb_shinfo(skb)->gso_size; |
|
4273 |
|
4274 if (mss) |
|
4275 return LargeSend | ((mss & MSSMask) << MSSShift); |
|
4276 } |
|
4277 if (skb->ip_summed == CHECKSUM_PARTIAL) { |
|
4278 const struct iphdr *ip = ip_hdr(skb); |
|
4279 |
|
4280 if (ip->protocol == IPPROTO_TCP) |
|
4281 return IPCS | TCPCS; |
|
4282 else if (ip->protocol == IPPROTO_UDP) |
|
4283 return IPCS | UDPCS; |
|
4284 WARN_ON(1); /* we need a WARN() */ |
|
4285 } |
|
4286 return 0; |
|
4287 } |
|
4288 |
|
4289 static netdev_tx_t rtl8169_start_xmit(struct sk_buff *skb, |
|
4290 struct net_device *dev) |
|
4291 { |
|
4292 struct rtl8169_private *tp = netdev_priv(dev); |
|
4293 unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC; |
|
4294 struct TxDesc *txd = tp->TxDescArray + entry; |
|
4295 void __iomem *ioaddr = tp->mmio_addr; |
|
4296 dma_addr_t mapping; |
|
4297 u32 status, len; |
|
4298 u32 opts1; |
|
4299 |
|
4300 if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) { |
|
4301 netif_err(tp, drv, dev, "BUG! Tx Ring full when queue awake!\n"); |
|
4302 goto err_stop; |
|
4303 } |
|
4304 |
|
4305 if (unlikely(le32_to_cpu(txd->opts1) & DescOwn)) |
|
4306 goto err_stop; |
|
4307 |
|
4308 opts1 = DescOwn | rtl8169_tso_csum(skb, dev); |
|
4309 |
|
4310 frags = rtl8169_xmit_frags(tp, skb, opts1); |
|
4311 if (frags) { |
|
4312 len = skb_headlen(skb); |
|
4313 opts1 |= FirstFrag; |
|
4314 } else { |
|
4315 len = skb->len; |
|
4316 opts1 |= FirstFrag | LastFrag; |
|
4317 tp->tx_skb[entry].skb = skb; |
|
4318 } |
|
4319 |
|
4320 mapping = dma_map_single(&tp->pci_dev->dev, skb->data, len, |
|
4321 PCI_DMA_TODEVICE); |
|
4322 |
|
4323 tp->tx_skb[entry].len = len; |
|
4324 txd->addr = cpu_to_le64(mapping); |
|
4325 txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb)); |
|
4326 |
|
4327 wmb(); |
|
4328 |
|
4329 /* anti gcc 2.95.3 bugware (sic) */ |
|
4330 status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC)); |
|
4331 txd->opts1 = cpu_to_le32(status); |
|
4332 |
|
4333 tp->cur_tx += frags + 1; |
|
4334 |
|
4335 wmb(); |
|
4336 |
|
4337 RTL_W8(TxPoll, NPQ); /* set polling bit */ |
|
4338 |
|
4339 if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) { |
|
4340 netif_stop_queue(dev); |
|
4341 smp_rmb(); |
|
4342 if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS) |
|
4343 netif_wake_queue(dev); |
|
4344 } |
|
4345 |
|
4346 return NETDEV_TX_OK; |
|
4347 |
|
4348 err_stop: |
|
4349 netif_stop_queue(dev); |
|
4350 dev->stats.tx_dropped++; |
|
4351 return NETDEV_TX_BUSY; |
|
4352 } |
|
4353 |
|
4354 static void rtl8169_pcierr_interrupt(struct net_device *dev) |
|
4355 { |
|
4356 struct rtl8169_private *tp = netdev_priv(dev); |
|
4357 struct pci_dev *pdev = tp->pci_dev; |
|
4358 void __iomem *ioaddr = tp->mmio_addr; |
|
4359 u16 pci_status, pci_cmd; |
|
4360 |
|
4361 pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd); |
|
4362 pci_read_config_word(pdev, PCI_STATUS, &pci_status); |
|
4363 |
|
4364 netif_err(tp, intr, dev, "PCI error (cmd = 0x%04x, status = 0x%04x)\n", |
|
4365 pci_cmd, pci_status); |
|
4366 |
|
4367 /* |
|
4368 * The recovery sequence below admits a very elaborated explanation: |
|
4369 * - it seems to work; |
|
4370 * - I did not see what else could be done; |
|
4371 * - it makes iop3xx happy. |
|
4372 * |
|
4373 * Feel free to adjust to your needs. |
|
4374 */ |
|
4375 if (pdev->broken_parity_status) |
|
4376 pci_cmd &= ~PCI_COMMAND_PARITY; |
|
4377 else |
|
4378 pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY; |
|
4379 |
|
4380 pci_write_config_word(pdev, PCI_COMMAND, pci_cmd); |
|
4381 |
|
4382 pci_write_config_word(pdev, PCI_STATUS, |
|
4383 pci_status & (PCI_STATUS_DETECTED_PARITY | |
|
4384 PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT | |
|
4385 PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT)); |
|
4386 |
|
4387 /* The infamous DAC f*ckup only happens at boot time */ |
|
4388 if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) { |
|
4389 netif_info(tp, intr, dev, "disabling PCI DAC\n"); |
|
4390 tp->cp_cmd &= ~PCIDAC; |
|
4391 RTL_W16(CPlusCmd, tp->cp_cmd); |
|
4392 dev->features &= ~NETIF_F_HIGHDMA; |
|
4393 } |
|
4394 |
|
4395 rtl8169_hw_reset(ioaddr); |
|
4396 |
|
4397 rtl8169_schedule_work(dev, rtl8169_reinit_task); |
|
4398 } |
|
4399 |
|
4400 static void rtl8169_tx_interrupt(struct net_device *dev, |
|
4401 struct rtl8169_private *tp, |
|
4402 void __iomem *ioaddr) |
|
4403 { |
|
4404 unsigned int dirty_tx, tx_left; |
|
4405 |
|
4406 dirty_tx = tp->dirty_tx; |
|
4407 smp_rmb(); |
|
4408 tx_left = tp->cur_tx - dirty_tx; |
|
4409 |
|
4410 while (tx_left > 0) { |
|
4411 unsigned int entry = dirty_tx % NUM_TX_DESC; |
|
4412 struct ring_info *tx_skb = tp->tx_skb + entry; |
|
4413 u32 len = tx_skb->len; |
|
4414 u32 status; |
|
4415 |
|
4416 rmb(); |
|
4417 status = le32_to_cpu(tp->TxDescArray[entry].opts1); |
|
4418 if (status & DescOwn) |
|
4419 break; |
|
4420 |
|
4421 dev->stats.tx_bytes += len; |
|
4422 dev->stats.tx_packets++; |
|
4423 |
|
4424 rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry); |
|
4425 |
|
4426 if (status & LastFrag) { |
|
4427 dev_kfree_skb(tx_skb->skb); |
|
4428 tx_skb->skb = NULL; |
|
4429 } |
|
4430 dirty_tx++; |
|
4431 tx_left--; |
|
4432 } |
|
4433 |
|
4434 if (tp->dirty_tx != dirty_tx) { |
|
4435 tp->dirty_tx = dirty_tx; |
|
4436 smp_wmb(); |
|
4437 if (netif_queue_stopped(dev) && |
|
4438 (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) { |
|
4439 netif_wake_queue(dev); |
|
4440 } |
|
4441 /* |
|
4442 * 8168 hack: TxPoll requests are lost when the Tx packets are |
|
4443 * too close. Let's kick an extra TxPoll request when a burst |
|
4444 * of start_xmit activity is detected (if it is not detected, |
|
4445 * it is slow enough). -- FR |
|
4446 */ |
|
4447 smp_rmb(); |
|
4448 if (tp->cur_tx != dirty_tx) |
|
4449 RTL_W8(TxPoll, NPQ); |
|
4450 } |
|
4451 } |
|
4452 |
|
4453 static inline int rtl8169_fragmented_frame(u32 status) |
|
4454 { |
|
4455 return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag); |
|
4456 } |
|
4457 |
|
4458 static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc) |
|
4459 { |
|
4460 u32 opts1 = le32_to_cpu(desc->opts1); |
|
4461 u32 status = opts1 & RxProtoMask; |
|
4462 |
|
4463 if (((status == RxProtoTCP) && !(opts1 & TCPFail)) || |
|
4464 ((status == RxProtoUDP) && !(opts1 & UDPFail)) || |
|
4465 ((status == RxProtoIP) && !(opts1 & IPFail))) |
|
4466 skb->ip_summed = CHECKSUM_UNNECESSARY; |
|
4467 else |
|
4468 skb->ip_summed = CHECKSUM_NONE; |
|
4469 } |
|
4470 |
|
4471 static inline bool rtl8169_try_rx_copy(struct sk_buff **sk_buff, |
|
4472 struct rtl8169_private *tp, int pkt_size, |
|
4473 dma_addr_t addr) |
|
4474 { |
|
4475 struct sk_buff *skb; |
|
4476 bool done = false; |
|
4477 |
|
4478 if (pkt_size >= rx_copybreak) |
|
4479 goto out; |
|
4480 |
|
4481 skb = netdev_alloc_skb_ip_align(tp->dev, pkt_size); |
|
4482 if (!skb) |
|
4483 goto out; |
|
4484 |
|
4485 dma_sync_single_for_cpu(&tp->pci_dev->dev, addr, pkt_size, |
|
4486 PCI_DMA_FROMDEVICE); |
|
4487 skb_copy_from_linear_data(*sk_buff, skb->data, pkt_size); |
|
4488 *sk_buff = skb; |
|
4489 done = true; |
|
4490 out: |
|
4491 return done; |
|
4492 } |
|
4493 |
|
4494 /* |
|
4495 * Warning : rtl8169_rx_interrupt() might be called : |
|
4496 * 1) from NAPI (softirq) context |
|
4497 * (polling = 1 : we should call netif_receive_skb()) |
|
4498 * 2) from process context (rtl8169_reset_task()) |
|
4499 * (polling = 0 : we must call netif_rx() instead) |
|
4500 */ |
|
4501 static int rtl8169_rx_interrupt(struct net_device *dev, |
|
4502 struct rtl8169_private *tp, |
|
4503 void __iomem *ioaddr, u32 budget) |
|
4504 { |
|
4505 unsigned int cur_rx, rx_left; |
|
4506 unsigned int delta, count; |
|
4507 int polling = (budget != ~(u32)0) ? 1 : 0; |
|
4508 |
|
4509 cur_rx = tp->cur_rx; |
|
4510 rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx; |
|
4511 rx_left = min(rx_left, budget); |
|
4512 |
|
4513 for (; rx_left > 0; rx_left--, cur_rx++) { |
|
4514 unsigned int entry = cur_rx % NUM_RX_DESC; |
|
4515 struct RxDesc *desc = tp->RxDescArray + entry; |
|
4516 u32 status; |
|
4517 |
|
4518 rmb(); |
|
4519 status = le32_to_cpu(desc->opts1); |
|
4520 |
|
4521 if (status & DescOwn) |
|
4522 break; |
|
4523 if (unlikely(status & RxRES)) { |
|
4524 netif_info(tp, rx_err, dev, "Rx ERROR. status = %08x\n", |
|
4525 status); |
|
4526 dev->stats.rx_errors++; |
|
4527 if (status & (RxRWT | RxRUNT)) |
|
4528 dev->stats.rx_length_errors++; |
|
4529 if (status & RxCRC) |
|
4530 dev->stats.rx_crc_errors++; |
|
4531 if (status & RxFOVF) { |
|
4532 rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
4533 dev->stats.rx_fifo_errors++; |
|
4534 } |
|
4535 rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
|
4536 } else { |
|
4537 struct sk_buff *skb = tp->Rx_skbuff[entry]; |
|
4538 dma_addr_t addr = le64_to_cpu(desc->addr); |
|
4539 int pkt_size = (status & 0x00001FFF) - 4; |
|
4540 struct pci_dev *pdev = tp->pci_dev; |
|
4541 |
|
4542 /* |
|
4543 * The driver does not support incoming fragmented |
|
4544 * frames. They are seen as a symptom of over-mtu |
|
4545 * sized frames. |
|
4546 */ |
|
4547 if (unlikely(rtl8169_fragmented_frame(status))) { |
|
4548 dev->stats.rx_dropped++; |
|
4549 dev->stats.rx_length_errors++; |
|
4550 rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
|
4551 continue; |
|
4552 } |
|
4553 |
|
4554 rtl8169_rx_csum(skb, desc); |
|
4555 |
|
4556 if (rtl8169_try_rx_copy(&skb, tp, pkt_size, addr)) { |
|
4557 dma_sync_single_for_device(&pdev->dev, addr, |
|
4558 pkt_size, PCI_DMA_FROMDEVICE); |
|
4559 rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
|
4560 } else { |
|
4561 dma_unmap_single(&pdev->dev, addr, tp->rx_buf_sz, |
|
4562 PCI_DMA_FROMDEVICE); |
|
4563 tp->Rx_skbuff[entry] = NULL; |
|
4564 } |
|
4565 |
|
4566 skb_put(skb, pkt_size); |
|
4567 skb->protocol = eth_type_trans(skb, dev); |
|
4568 |
|
4569 if (rtl8169_rx_vlan_skb(tp, desc, skb, polling) < 0) { |
|
4570 if (likely(polling)) |
|
4571 netif_receive_skb(skb); |
|
4572 else |
|
4573 netif_rx(skb); |
|
4574 } |
|
4575 |
|
4576 dev->stats.rx_bytes += pkt_size; |
|
4577 dev->stats.rx_packets++; |
|
4578 } |
|
4579 |
|
4580 /* Work around for AMD plateform. */ |
|
4581 if ((desc->opts2 & cpu_to_le32(0xfffe000)) && |
|
4582 (tp->mac_version == RTL_GIGA_MAC_VER_05)) { |
|
4583 desc->opts2 = 0; |
|
4584 cur_rx++; |
|
4585 } |
|
4586 } |
|
4587 |
|
4588 count = cur_rx - tp->cur_rx; |
|
4589 tp->cur_rx = cur_rx; |
|
4590 |
|
4591 delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx, GFP_ATOMIC); |
|
4592 if (!delta && count) |
|
4593 netif_info(tp, intr, dev, "no Rx buffer allocated\n"); |
|
4594 tp->dirty_rx += delta; |
|
4595 |
|
4596 /* |
|
4597 * FIXME: until there is periodic timer to try and refill the ring, |
|
4598 * a temporary shortage may definitely kill the Rx process. |
|
4599 * - disable the asic to try and avoid an overflow and kick it again |
|
4600 * after refill ? |
|
4601 * - how do others driver handle this condition (Uh oh...). |
|
4602 */ |
|
4603 if (tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) |
|
4604 netif_emerg(tp, intr, dev, "Rx buffers exhausted\n"); |
|
4605 |
|
4606 return count; |
|
4607 } |
|
4608 |
|
4609 static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance) |
|
4610 { |
|
4611 struct net_device *dev = dev_instance; |
|
4612 struct rtl8169_private *tp = netdev_priv(dev); |
|
4613 void __iomem *ioaddr = tp->mmio_addr; |
|
4614 int handled = 0; |
|
4615 int status; |
|
4616 |
|
4617 /* loop handling interrupts until we have no new ones or |
|
4618 * we hit a invalid/hotplug case. |
|
4619 */ |
|
4620 status = RTL_R16(IntrStatus); |
|
4621 while (status && status != 0xffff) { |
|
4622 handled = 1; |
|
4623 |
|
4624 /* Handle all of the error cases first. These will reset |
|
4625 * the chip, so just exit the loop. |
|
4626 */ |
|
4627 if (unlikely(!netif_running(dev))) { |
|
4628 rtl8169_asic_down(ioaddr); |
|
4629 break; |
|
4630 } |
|
4631 |
|
4632 /* Work around for rx fifo overflow */ |
|
4633 if (unlikely(status & RxFIFOOver)) { |
|
4634 netif_stop_queue(dev); |
|
4635 rtl8169_tx_timeout(dev); |
|
4636 break; |
|
4637 } |
|
4638 |
|
4639 if (unlikely(status & SYSErr)) { |
|
4640 rtl8169_pcierr_interrupt(dev); |
|
4641 break; |
|
4642 } |
|
4643 |
|
4644 if (status & LinkChg) |
|
4645 rtl8169_check_link_status(dev, tp, ioaddr); |
|
4646 |
|
4647 /* We need to see the lastest version of tp->intr_mask to |
|
4648 * avoid ignoring an MSI interrupt and having to wait for |
|
4649 * another event which may never come. |
|
4650 */ |
|
4651 smp_rmb(); |
|
4652 if (status & tp->intr_mask & tp->napi_event) { |
|
4653 RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event); |
|
4654 tp->intr_mask = ~tp->napi_event; |
|
4655 |
|
4656 if (likely(napi_schedule_prep(&tp->napi))) |
|
4657 __napi_schedule(&tp->napi); |
|
4658 else |
|
4659 netif_info(tp, intr, dev, |
|
4660 "interrupt %04x in poll\n", status); |
|
4661 } |
|
4662 |
|
4663 /* We only get a new MSI interrupt when all active irq |
|
4664 * sources on the chip have been acknowledged. So, ack |
|
4665 * everything we've seen and check if new sources have become |
|
4666 * active to avoid blocking all interrupts from the chip. |
|
4667 */ |
|
4668 RTL_W16(IntrStatus, |
|
4669 (status & RxFIFOOver) ? (status | RxOverflow) : status); |
|
4670 status = RTL_R16(IntrStatus); |
|
4671 } |
|
4672 |
|
4673 return IRQ_RETVAL(handled); |
|
4674 } |
|
4675 |
|
4676 static int rtl8169_poll(struct napi_struct *napi, int budget) |
|
4677 { |
|
4678 struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi); |
|
4679 struct net_device *dev = tp->dev; |
|
4680 void __iomem *ioaddr = tp->mmio_addr; |
|
4681 int work_done; |
|
4682 |
|
4683 work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget); |
|
4684 rtl8169_tx_interrupt(dev, tp, ioaddr); |
|
4685 |
|
4686 if (work_done < budget) { |
|
4687 napi_complete(napi); |
|
4688 |
|
4689 /* We need for force the visibility of tp->intr_mask |
|
4690 * for other CPUs, as we can loose an MSI interrupt |
|
4691 * and potentially wait for a retransmit timeout if we don't. |
|
4692 * The posted write to IntrMask is safe, as it will |
|
4693 * eventually make it to the chip and we won't loose anything |
|
4694 * until it does. |
|
4695 */ |
|
4696 tp->intr_mask = 0xffff; |
|
4697 wmb(); |
|
4698 RTL_W16(IntrMask, tp->intr_event); |
|
4699 } |
|
4700 |
|
4701 return work_done; |
|
4702 } |
|
4703 |
|
4704 static void rtl8169_rx_missed(struct net_device *dev, void __iomem *ioaddr) |
|
4705 { |
|
4706 struct rtl8169_private *tp = netdev_priv(dev); |
|
4707 |
|
4708 if (tp->mac_version > RTL_GIGA_MAC_VER_06) |
|
4709 return; |
|
4710 |
|
4711 dev->stats.rx_missed_errors += (RTL_R32(RxMissed) & 0xffffff); |
|
4712 RTL_W32(RxMissed, 0); |
|
4713 } |
|
4714 |
|
4715 static void rtl8169_down(struct net_device *dev) |
|
4716 { |
|
4717 struct rtl8169_private *tp = netdev_priv(dev); |
|
4718 void __iomem *ioaddr = tp->mmio_addr; |
|
4719 unsigned int intrmask; |
|
4720 |
|
4721 rtl8169_delete_timer(dev); |
|
4722 |
|
4723 netif_stop_queue(dev); |
|
4724 |
|
4725 napi_disable(&tp->napi); |
|
4726 |
|
4727 core_down: |
|
4728 spin_lock_irq(&tp->lock); |
|
4729 |
|
4730 rtl8169_asic_down(ioaddr); |
|
4731 |
|
4732 rtl8169_rx_missed(dev, ioaddr); |
|
4733 |
|
4734 spin_unlock_irq(&tp->lock); |
|
4735 |
|
4736 synchronize_irq(dev->irq); |
|
4737 |
|
4738 /* Give a racing hard_start_xmit a few cycles to complete. */ |
|
4739 synchronize_sched(); /* FIXME: should this be synchronize_irq()? */ |
|
4740 |
|
4741 /* |
|
4742 * And now for the 50k$ question: are IRQ disabled or not ? |
|
4743 * |
|
4744 * Two paths lead here: |
|
4745 * 1) dev->close |
|
4746 * -> netif_running() is available to sync the current code and the |
|
4747 * IRQ handler. See rtl8169_interrupt for details. |
|
4748 * 2) dev->change_mtu |
|
4749 * -> rtl8169_poll can not be issued again and re-enable the |
|
4750 * interruptions. Let's simply issue the IRQ down sequence again. |
|
4751 * |
|
4752 * No loop if hotpluged or major error (0xffff). |
|
4753 */ |
|
4754 intrmask = RTL_R16(IntrMask); |
|
4755 if (intrmask && (intrmask != 0xffff)) |
|
4756 goto core_down; |
|
4757 |
|
4758 rtl8169_tx_clear(tp); |
|
4759 |
|
4760 rtl8169_rx_clear(tp); |
|
4761 } |
|
4762 |
|
4763 static int rtl8169_close(struct net_device *dev) |
|
4764 { |
|
4765 struct rtl8169_private *tp = netdev_priv(dev); |
|
4766 struct pci_dev *pdev = tp->pci_dev; |
|
4767 |
|
4768 pm_runtime_get_sync(&pdev->dev); |
|
4769 |
|
4770 /* update counters before going down */ |
|
4771 rtl8169_update_counters(dev); |
|
4772 |
|
4773 rtl8169_down(dev); |
|
4774 |
|
4775 free_irq(dev->irq, dev); |
|
4776 |
|
4777 dma_free_coherent(&pdev->dev, R8169_RX_RING_BYTES, tp->RxDescArray, |
|
4778 tp->RxPhyAddr); |
|
4779 dma_free_coherent(&pdev->dev, R8169_TX_RING_BYTES, tp->TxDescArray, |
|
4780 tp->TxPhyAddr); |
|
4781 tp->TxDescArray = NULL; |
|
4782 tp->RxDescArray = NULL; |
|
4783 |
|
4784 pm_runtime_put_sync(&pdev->dev); |
|
4785 |
|
4786 return 0; |
|
4787 } |
|
4788 |
|
4789 static void rtl_set_rx_mode(struct net_device *dev) |
|
4790 { |
|
4791 struct rtl8169_private *tp = netdev_priv(dev); |
|
4792 void __iomem *ioaddr = tp->mmio_addr; |
|
4793 unsigned long flags; |
|
4794 u32 mc_filter[2]; /* Multicast hash filter */ |
|
4795 int rx_mode; |
|
4796 u32 tmp = 0; |
|
4797 |
|
4798 if (dev->flags & IFF_PROMISC) { |
|
4799 /* Unconditionally log net taps. */ |
|
4800 netif_notice(tp, link, dev, "Promiscuous mode enabled\n"); |
|
4801 rx_mode = |
|
4802 AcceptBroadcast | AcceptMulticast | AcceptMyPhys | |
|
4803 AcceptAllPhys; |
|
4804 mc_filter[1] = mc_filter[0] = 0xffffffff; |
|
4805 } else if ((netdev_mc_count(dev) > multicast_filter_limit) || |
|
4806 (dev->flags & IFF_ALLMULTI)) { |
|
4807 /* Too many to filter perfectly -- accept all multicasts. */ |
|
4808 rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys; |
|
4809 mc_filter[1] = mc_filter[0] = 0xffffffff; |
|
4810 } else { |
|
4811 struct netdev_hw_addr *ha; |
|
4812 |
|
4813 rx_mode = AcceptBroadcast | AcceptMyPhys; |
|
4814 mc_filter[1] = mc_filter[0] = 0; |
|
4815 netdev_for_each_mc_addr(ha, dev) { |
|
4816 int bit_nr = ether_crc(ETH_ALEN, ha->addr) >> 26; |
|
4817 mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31); |
|
4818 rx_mode |= AcceptMulticast; |
|
4819 } |
|
4820 } |
|
4821 |
|
4822 spin_lock_irqsave(&tp->lock, flags); |
|
4823 |
|
4824 tmp = rtl8169_rx_config | rx_mode | |
|
4825 (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask); |
|
4826 |
|
4827 if (tp->mac_version > RTL_GIGA_MAC_VER_06) { |
|
4828 u32 data = mc_filter[0]; |
|
4829 |
|
4830 mc_filter[0] = swab32(mc_filter[1]); |
|
4831 mc_filter[1] = swab32(data); |
|
4832 } |
|
4833 |
|
4834 RTL_W32(MAR0 + 4, mc_filter[1]); |
|
4835 RTL_W32(MAR0 + 0, mc_filter[0]); |
|
4836 |
|
4837 RTL_W32(RxConfig, tmp); |
|
4838 |
|
4839 spin_unlock_irqrestore(&tp->lock, flags); |
|
4840 } |
|
4841 |
|
4842 /** |
|
4843 * rtl8169_get_stats - Get rtl8169 read/write statistics |
|
4844 * @dev: The Ethernet Device to get statistics for |
|
4845 * |
|
4846 * Get TX/RX statistics for rtl8169 |
|
4847 */ |
|
4848 static struct net_device_stats *rtl8169_get_stats(struct net_device *dev) |
|
4849 { |
|
4850 struct rtl8169_private *tp = netdev_priv(dev); |
|
4851 void __iomem *ioaddr = tp->mmio_addr; |
|
4852 unsigned long flags; |
|
4853 |
|
4854 if (netif_running(dev)) { |
|
4855 spin_lock_irqsave(&tp->lock, flags); |
|
4856 rtl8169_rx_missed(dev, ioaddr); |
|
4857 spin_unlock_irqrestore(&tp->lock, flags); |
|
4858 } |
|
4859 |
|
4860 return &dev->stats; |
|
4861 } |
|
4862 |
|
4863 static void rtl8169_net_suspend(struct net_device *dev) |
|
4864 { |
|
4865 if (!netif_running(dev)) |
|
4866 return; |
|
4867 |
|
4868 netif_device_detach(dev); |
|
4869 netif_stop_queue(dev); |
|
4870 } |
|
4871 |
|
4872 #ifdef CONFIG_PM |
|
4873 |
|
4874 static int rtl8169_suspend(struct device *device) |
|
4875 { |
|
4876 struct pci_dev *pdev = to_pci_dev(device); |
|
4877 struct net_device *dev = pci_get_drvdata(pdev); |
|
4878 |
|
4879 rtl8169_net_suspend(dev); |
|
4880 |
|
4881 return 0; |
|
4882 } |
|
4883 |
|
4884 static void __rtl8169_resume(struct net_device *dev) |
|
4885 { |
|
4886 netif_device_attach(dev); |
|
4887 rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
4888 } |
|
4889 |
|
4890 static int rtl8169_resume(struct device *device) |
|
4891 { |
|
4892 struct pci_dev *pdev = to_pci_dev(device); |
|
4893 struct net_device *dev = pci_get_drvdata(pdev); |
|
4894 |
|
4895 if (netif_running(dev)) |
|
4896 __rtl8169_resume(dev); |
|
4897 |
|
4898 return 0; |
|
4899 } |
|
4900 |
|
4901 static int rtl8169_runtime_suspend(struct device *device) |
|
4902 { |
|
4903 struct pci_dev *pdev = to_pci_dev(device); |
|
4904 struct net_device *dev = pci_get_drvdata(pdev); |
|
4905 struct rtl8169_private *tp = netdev_priv(dev); |
|
4906 |
|
4907 if (!tp->TxDescArray) |
|
4908 return 0; |
|
4909 |
|
4910 spin_lock_irq(&tp->lock); |
|
4911 tp->saved_wolopts = __rtl8169_get_wol(tp); |
|
4912 __rtl8169_set_wol(tp, WAKE_ANY); |
|
4913 spin_unlock_irq(&tp->lock); |
|
4914 |
|
4915 rtl8169_net_suspend(dev); |
|
4916 |
|
4917 return 0; |
|
4918 } |
|
4919 |
|
4920 static int rtl8169_runtime_resume(struct device *device) |
|
4921 { |
|
4922 struct pci_dev *pdev = to_pci_dev(device); |
|
4923 struct net_device *dev = pci_get_drvdata(pdev); |
|
4924 struct rtl8169_private *tp = netdev_priv(dev); |
|
4925 |
|
4926 if (!tp->TxDescArray) |
|
4927 return 0; |
|
4928 |
|
4929 spin_lock_irq(&tp->lock); |
|
4930 __rtl8169_set_wol(tp, tp->saved_wolopts); |
|
4931 tp->saved_wolopts = 0; |
|
4932 spin_unlock_irq(&tp->lock); |
|
4933 |
|
4934 __rtl8169_resume(dev); |
|
4935 |
|
4936 return 0; |
|
4937 } |
|
4938 |
|
4939 static int rtl8169_runtime_idle(struct device *device) |
|
4940 { |
|
4941 struct pci_dev *pdev = to_pci_dev(device); |
|
4942 struct net_device *dev = pci_get_drvdata(pdev); |
|
4943 struct rtl8169_private *tp = netdev_priv(dev); |
|
4944 |
|
4945 if (!tp->TxDescArray) |
|
4946 return 0; |
|
4947 |
|
4948 rtl8169_check_link_status(dev, tp, tp->mmio_addr); |
|
4949 return -EBUSY; |
|
4950 } |
|
4951 |
|
4952 static const struct dev_pm_ops rtl8169_pm_ops = { |
|
4953 .suspend = rtl8169_suspend, |
|
4954 .resume = rtl8169_resume, |
|
4955 .freeze = rtl8169_suspend, |
|
4956 .thaw = rtl8169_resume, |
|
4957 .poweroff = rtl8169_suspend, |
|
4958 .restore = rtl8169_resume, |
|
4959 .runtime_suspend = rtl8169_runtime_suspend, |
|
4960 .runtime_resume = rtl8169_runtime_resume, |
|
4961 .runtime_idle = rtl8169_runtime_idle, |
|
4962 }; |
|
4963 |
|
4964 #define RTL8169_PM_OPS (&rtl8169_pm_ops) |
|
4965 |
|
4966 #else /* !CONFIG_PM */ |
|
4967 |
|
4968 #define RTL8169_PM_OPS NULL |
|
4969 |
|
4970 #endif /* !CONFIG_PM */ |
|
4971 |
|
4972 static void rtl_shutdown(struct pci_dev *pdev) |
|
4973 { |
|
4974 struct net_device *dev = pci_get_drvdata(pdev); |
|
4975 struct rtl8169_private *tp = netdev_priv(dev); |
|
4976 void __iomem *ioaddr = tp->mmio_addr; |
|
4977 |
|
4978 rtl8169_net_suspend(dev); |
|
4979 |
|
4980 /* restore original MAC address */ |
|
4981 rtl_rar_set(tp, dev->perm_addr); |
|
4982 |
|
4983 spin_lock_irq(&tp->lock); |
|
4984 |
|
4985 rtl8169_asic_down(ioaddr); |
|
4986 |
|
4987 spin_unlock_irq(&tp->lock); |
|
4988 |
|
4989 if (system_state == SYSTEM_POWER_OFF) { |
|
4990 /* WoL fails with some 8168 when the receiver is disabled. */ |
|
4991 if (tp->features & RTL_FEATURE_WOL) { |
|
4992 pci_clear_master(pdev); |
|
4993 |
|
4994 RTL_W8(ChipCmd, CmdRxEnb); |
|
4995 /* PCI commit */ |
|
4996 RTL_R8(ChipCmd); |
|
4997 } |
|
4998 |
|
4999 pci_wake_from_d3(pdev, true); |
|
5000 pci_set_power_state(pdev, PCI_D3hot); |
|
5001 } |
|
5002 } |
|
5003 |
|
5004 static struct pci_driver rtl8169_pci_driver = { |
|
5005 .name = MODULENAME, |
|
5006 .id_table = rtl8169_pci_tbl, |
|
5007 .probe = rtl8169_init_one, |
|
5008 .remove = __devexit_p(rtl8169_remove_one), |
|
5009 .shutdown = rtl_shutdown, |
|
5010 .driver.pm = RTL8169_PM_OPS, |
|
5011 }; |
|
5012 |
|
5013 static int __init rtl8169_init_module(void) |
|
5014 { |
|
5015 return pci_register_driver(&rtl8169_pci_driver); |
|
5016 } |
|
5017 |
|
5018 static void __exit rtl8169_cleanup_module(void) |
|
5019 { |
|
5020 pci_unregister_driver(&rtl8169_pci_driver); |
|
5021 } |
|
5022 |
|
5023 module_init(rtl8169_init_module); |
|
5024 module_exit(rtl8169_cleanup_module); |