| author | Edouard Tisserant <edouard.tisserant@gmail.com> |
| Sun, 22 Jul 2018 23:17:59 +0200 | |
| branch | stable-1.5 |
| changeset 2702 | c67a3647891d |
| parent 2582 | 87e502828b3f |
| permissions | -rw-r--r-- |
| 1353 | 1 |
/* |
2 |
* r8169.c: RealTek 8169/8168/8101 ethernet driver. |
|
3 |
* |
|
4 |
* Copyright (c) 2002 ShuChen <shuchen@realtek.com.tw> |
|
5 |
* Copyright (c) 2003 - 2007 Francois Romieu <romieu@fr.zoreil.com> |
|
6 |
* Copyright (c) a lot of people too. Please respect their work. |
|
7 |
* |
|
8 |
* See MAINTAINERS file for support contact information. |
|
9 |
* |
|
10 |
* vim: noexpandtab |
|
11 |
*/ |
|
12 |
||
13 |
#include <linux/module.h> |
|
14 |
#include <linux/moduleparam.h> |
|
15 |
#include <linux/pci.h> |
|
16 |
#include <linux/netdevice.h> |
|
17 |
#include <linux/etherdevice.h> |
|
18 |
#include <linux/delay.h> |
|
19 |
#include <linux/ethtool.h> |
|
20 |
#include <linux/mii.h> |
|
21 |
#include <linux/if_vlan.h> |
|
22 |
#include <linux/crc32.h> |
|
23 |
#include <linux/in.h> |
|
24 |
#include <linux/ip.h> |
|
25 |
#include <linux/tcp.h> |
|
26 |
#include <linux/init.h> |
|
27 |
#include <linux/dma-mapping.h> |
|
28 |
||
29 |
#include <asm/system.h> |
|
30 |
#include <asm/io.h> |
|
31 |
#include <asm/irq.h> |
|
32 |
||
33 |
#include "../globals.h" |
|
34 |
#include "ecdev.h" |
|
35 |
||
36 |
#ifdef CONFIG_R8169_NAPI |
|
37 |
#define NAPI_SUFFIX "-NAPI" |
|
38 |
#else |
|
39 |
#define NAPI_SUFFIX "" |
|
40 |
#endif |
|
41 |
||
42 |
#define RTL8169_VERSION "2.2LK" NAPI_SUFFIX |
|
43 |
#define MODULENAME "ec_r8169" |
|
44 |
#define PFX MODULENAME ": " |
|
45 |
||
46 |
#ifdef RTL8169_DEBUG |
|
47 |
#define assert(expr) \ |
|
48 |
if (!(expr)) { \
|
|
49 |
printk( "Assertion failed! %s,%s,%s,line=%d\n", \ |
|
50 |
#expr,__FILE__,__FUNCTION__,__LINE__); \ |
|
51 |
} |
|
52 |
#define dprintk(fmt, args...) \ |
|
53 |
do { printk(KERN_DEBUG PFX fmt, ## args); } while (0)
|
|
54 |
#else |
|
55 |
#define assert(expr) do {} while (0)
|
|
56 |
#define dprintk(fmt, args...) do {} while (0)
|
|
57 |
#endif /* RTL8169_DEBUG */ |
|
58 |
||
59 |
#define R8169_MSG_DEFAULT \ |
|
60 |
(NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN) |
|
61 |
||
62 |
#define TX_BUFFS_AVAIL(tp) \ |
|
63 |
(tp->dirty_tx + NUM_TX_DESC - tp->cur_tx - 1) |
|
64 |
||
65 |
#ifdef CONFIG_R8169_NAPI |
|
66 |
#define rtl8169_rx_skb netif_receive_skb |
|
67 |
#define rtl8169_rx_hwaccel_skb vlan_hwaccel_receive_skb |
|
68 |
#define rtl8169_rx_quota(count, quota) min(count, quota) |
|
69 |
#else |
|
70 |
#define rtl8169_rx_skb netif_rx |
|
71 |
#define rtl8169_rx_hwaccel_skb vlan_hwaccel_rx |
|
72 |
#define rtl8169_rx_quota(count, quota) count |
|
73 |
#endif |
|
74 |
||
75 |
/* Maximum events (Rx packets, etc.) to handle at each interrupt. */ |
|
76 |
static const int max_interrupt_work = 20; |
|
77 |
||
78 |
/* Maximum number of multicast addresses to filter (vs. Rx-all-multicast). |
|
79 |
The RTL chips use a 64 element hash table based on the Ethernet CRC. */ |
|
80 |
static const int multicast_filter_limit = 32; |
|
81 |
||
82 |
/* MAC address length */ |
|
83 |
#define MAC_ADDR_LEN 6 |
|
84 |
||
85 |
#define RX_FIFO_THRESH 7 /* 7 means NO threshold, Rx buffer level before first PCI xfer. */ |
|
86 |
#define RX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */ |
|
87 |
#define TX_DMA_BURST 6 /* Maximum PCI burst, '6' is 1024 */ |
|
88 |
#define EarlyTxThld 0x3F /* 0x3F means NO early transmit */ |
|
89 |
#define RxPacketMaxSize 0x3FE8 /* 16K - 1 - ETH_HLEN - VLAN - CRC... */ |
|
90 |
#define SafeMtu 0x1c20 /* ... actually life sucks beyond ~7k */ |
|
91 |
#define InterFrameGap 0x03 /* 3 means InterFrameGap = the shortest one */ |
|
92 |
||
93 |
#define R8169_REGS_SIZE 256 |
|
94 |
#define R8169_NAPI_WEIGHT 64 |
|
95 |
#define NUM_TX_DESC 64 /* Number of Tx descriptor registers */ |
|
96 |
#define NUM_RX_DESC 256 /* Number of Rx descriptor registers */ |
|
97 |
#define RX_BUF_SIZE 1536 /* Rx Buffer size */ |
|
98 |
#define R8169_TX_RING_BYTES (NUM_TX_DESC * sizeof(struct TxDesc)) |
|
99 |
#define R8169_RX_RING_BYTES (NUM_RX_DESC * sizeof(struct RxDesc)) |
|
100 |
||
101 |
#define RTL8169_TX_TIMEOUT (6*HZ) |
|
102 |
#define RTL8169_PHY_TIMEOUT (10*HZ) |
|
103 |
||
104 |
/* write/read MMIO register */ |
|
105 |
#define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg)) |
|
106 |
#define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg)) |
|
107 |
#define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg)) |
|
108 |
#define RTL_R8(reg) readb (ioaddr + (reg)) |
|
109 |
#define RTL_R16(reg) readw (ioaddr + (reg)) |
|
110 |
#define RTL_R32(reg) ((unsigned long) readl (ioaddr + (reg))) |
|
111 |
||
112 |
enum mac_version {
|
|
113 |
RTL_GIGA_MAC_VER_01 = 0x01, // 8169 |
|
114 |
RTL_GIGA_MAC_VER_02 = 0x02, // 8169S |
|
115 |
RTL_GIGA_MAC_VER_03 = 0x03, // 8110S |
|
116 |
RTL_GIGA_MAC_VER_04 = 0x04, // 8169SB |
|
117 |
RTL_GIGA_MAC_VER_05 = 0x05, // 8110SCd |
|
118 |
RTL_GIGA_MAC_VER_06 = 0x06, // 8110SCe |
|
119 |
RTL_GIGA_MAC_VER_11 = 0x0b, // 8168Bb |
|
120 |
RTL_GIGA_MAC_VER_12 = 0x0c, // 8168Be |
|
121 |
RTL_GIGA_MAC_VER_13 = 0x0d, // 8101Eb |
|
122 |
RTL_GIGA_MAC_VER_14 = 0x0e, // 8101 ? |
|
123 |
RTL_GIGA_MAC_VER_15 = 0x0f, // 8101 ? |
|
124 |
RTL_GIGA_MAC_VER_16 = 0x11, // 8101Ec |
|
125 |
RTL_GIGA_MAC_VER_17 = 0x10, // 8168Bf |
|
126 |
RTL_GIGA_MAC_VER_18 = 0x12, // 8168CP |
|
127 |
RTL_GIGA_MAC_VER_19 = 0x13, // 8168C |
|
128 |
RTL_GIGA_MAC_VER_20 = 0x14 // 8168C |
|
129 |
}; |
|
130 |
||
131 |
#define _R(NAME,MAC,MASK) \ |
|
132 |
{ .name = NAME, .mac_version = MAC, .RxConfigMask = MASK }
|
|
133 |
||
134 |
static const struct {
|
|
135 |
const char *name; |
|
136 |
u8 mac_version; |
|
137 |
u32 RxConfigMask; /* Clears the bits supported by this chip */ |
|
138 |
} rtl_chip_info[] = {
|
|
139 |
_R("RTL8169", RTL_GIGA_MAC_VER_01, 0xff7e1880), // 8169
|
|
140 |
_R("RTL8169s", RTL_GIGA_MAC_VER_02, 0xff7e1880), // 8169S
|
|
141 |
_R("RTL8110s", RTL_GIGA_MAC_VER_03, 0xff7e1880), // 8110S
|
|
142 |
_R("RTL8169sb/8110sb", RTL_GIGA_MAC_VER_04, 0xff7e1880), // 8169SB
|
|
143 |
_R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_05, 0xff7e1880), // 8110SCd
|
|
144 |
_R("RTL8169sc/8110sc", RTL_GIGA_MAC_VER_06, 0xff7e1880), // 8110SCe
|
|
145 |
_R("RTL8168b/8111b", RTL_GIGA_MAC_VER_11, 0xff7e1880), // PCI-E
|
|
146 |
_R("RTL8168b/8111b", RTL_GIGA_MAC_VER_12, 0xff7e1880), // PCI-E
|
|
147 |
_R("RTL8101e", RTL_GIGA_MAC_VER_13, 0xff7e1880), // PCI-E 8139
|
|
148 |
_R("RTL8100e", RTL_GIGA_MAC_VER_14, 0xff7e1880), // PCI-E 8139
|
|
149 |
_R("RTL8100e", RTL_GIGA_MAC_VER_15, 0xff7e1880), // PCI-E 8139
|
|
150 |
_R("RTL8168b/8111b", RTL_GIGA_MAC_VER_17, 0xff7e1880), // PCI-E
|
|
151 |
_R("RTL8101e", RTL_GIGA_MAC_VER_16, 0xff7e1880), // PCI-E
|
|
152 |
_R("RTL8168cp/8111cp", RTL_GIGA_MAC_VER_18, 0xff7e1880), // PCI-E
|
|
153 |
_R("RTL8168c/8111c", RTL_GIGA_MAC_VER_19, 0xff7e1880), // PCI-E
|
|
154 |
_R("RTL8168c/8111c", RTL_GIGA_MAC_VER_20, 0xff7e1880) // PCI-E
|
|
155 |
}; |
|
156 |
#undef _R |
|
157 |
||
158 |
enum cfg_version {
|
|
159 |
RTL_CFG_0 = 0x00, |
|
160 |
RTL_CFG_1, |
|
161 |
RTL_CFG_2 |
|
162 |
}; |
|
163 |
||
164 |
static void rtl_hw_start_8169(struct net_device *); |
|
165 |
static void rtl_hw_start_8168(struct net_device *); |
|
166 |
static void rtl_hw_start_8101(struct net_device *); |
|
167 |
||
168 |
static struct pci_device_id rtl8169_pci_tbl[] = {
|
|
169 |
{ PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8129), 0, 0, RTL_CFG_0 },
|
|
170 |
{ PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8136), 0, 0, RTL_CFG_2 },
|
|
171 |
{ PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8167), 0, 0, RTL_CFG_0 },
|
|
172 |
{ PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8168), 0, 0, RTL_CFG_1 },
|
|
173 |
{ PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8169), 0, 0, RTL_CFG_0 },
|
|
174 |
{ PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4300), 0, 0, RTL_CFG_0 },
|
|
175 |
{ PCI_DEVICE(PCI_VENDOR_ID_AT, 0xc107), 0, 0, RTL_CFG_0 },
|
|
176 |
{ PCI_DEVICE(0x16ec, 0x0116), 0, 0, RTL_CFG_0 },
|
|
177 |
{ PCI_VENDOR_ID_LINKSYS, 0x1032,
|
|
178 |
PCI_ANY_ID, 0x0024, 0, 0, RTL_CFG_0 }, |
|
179 |
{ 0x0001, 0x8168,
|
|
180 |
PCI_ANY_ID, 0x2410, 0, 0, RTL_CFG_2 }, |
|
181 |
{0,},
|
|
182 |
}; |
|
183 |
||
184 |
/* prevent driver from being loaded automatically */ |
|
185 |
//MODULE_DEVICE_TABLE(pci, rtl8169_pci_tbl); |
|
186 |
||
187 |
static int rx_copybreak = 200; |
|
188 |
static int use_dac; |
|
189 |
static struct {
|
|
190 |
u32 msg_enable; |
|
191 |
} debug = { -1 };
|
|
192 |
||
193 |
enum rtl_registers {
|
|
194 |
MAC0 = 0, /* Ethernet hardware address. */ |
|
195 |
MAC4 = 4, |
|
196 |
MAR0 = 8, /* Multicast filter. */ |
|
197 |
CounterAddrLow = 0x10, |
|
198 |
CounterAddrHigh = 0x14, |
|
199 |
TxDescStartAddrLow = 0x20, |
|
200 |
TxDescStartAddrHigh = 0x24, |
|
201 |
TxHDescStartAddrLow = 0x28, |
|
202 |
TxHDescStartAddrHigh = 0x2c, |
|
203 |
FLASH = 0x30, |
|
204 |
ERSR = 0x36, |
|
205 |
ChipCmd = 0x37, |
|
206 |
TxPoll = 0x38, |
|
207 |
IntrMask = 0x3c, |
|
208 |
IntrStatus = 0x3e, |
|
209 |
TxConfig = 0x40, |
|
210 |
RxConfig = 0x44, |
|
211 |
RxMissed = 0x4c, |
|
212 |
Cfg9346 = 0x50, |
|
213 |
Config0 = 0x51, |
|
214 |
Config1 = 0x52, |
|
215 |
Config2 = 0x53, |
|
216 |
Config3 = 0x54, |
|
217 |
Config4 = 0x55, |
|
218 |
Config5 = 0x56, |
|
219 |
MultiIntr = 0x5c, |
|
220 |
PHYAR = 0x60, |
|
221 |
TBICSR = 0x64, |
|
222 |
TBI_ANAR = 0x68, |
|
223 |
TBI_LPAR = 0x6a, |
|
224 |
PHYstatus = 0x6c, |
|
225 |
RxMaxSize = 0xda, |
|
226 |
CPlusCmd = 0xe0, |
|
227 |
IntrMitigate = 0xe2, |
|
228 |
RxDescAddrLow = 0xe4, |
|
229 |
RxDescAddrHigh = 0xe8, |
|
230 |
EarlyTxThres = 0xec, |
|
231 |
FuncEvent = 0xf0, |
|
232 |
FuncEventMask = 0xf4, |
|
233 |
FuncPresetState = 0xf8, |
|
234 |
FuncForceEvent = 0xfc, |
|
235 |
}; |
|
236 |
||
237 |
enum rtl_register_content {
|
|
238 |
/* InterruptStatusBits */ |
|
239 |
SYSErr = 0x8000, |
|
240 |
PCSTimeout = 0x4000, |
|
241 |
SWInt = 0x0100, |
|
242 |
TxDescUnavail = 0x0080, |
|
243 |
RxFIFOOver = 0x0040, |
|
244 |
LinkChg = 0x0020, |
|
245 |
RxOverflow = 0x0010, |
|
246 |
TxErr = 0x0008, |
|
247 |
TxOK = 0x0004, |
|
248 |
RxErr = 0x0002, |
|
249 |
RxOK = 0x0001, |
|
250 |
||
251 |
/* RxStatusDesc */ |
|
252 |
RxFOVF = (1 << 23), |
|
253 |
RxRWT = (1 << 22), |
|
254 |
RxRES = (1 << 21), |
|
255 |
RxRUNT = (1 << 20), |
|
256 |
RxCRC = (1 << 19), |
|
257 |
||
258 |
/* ChipCmdBits */ |
|
259 |
CmdReset = 0x10, |
|
260 |
CmdRxEnb = 0x08, |
|
261 |
CmdTxEnb = 0x04, |
|
262 |
RxBufEmpty = 0x01, |
|
263 |
||
264 |
/* TXPoll register p.5 */ |
|
265 |
HPQ = 0x80, /* Poll cmd on the high prio queue */ |
|
266 |
NPQ = 0x40, /* Poll cmd on the low prio queue */ |
|
267 |
FSWInt = 0x01, /* Forced software interrupt */ |
|
268 |
||
269 |
/* Cfg9346Bits */ |
|
270 |
Cfg9346_Lock = 0x00, |
|
271 |
Cfg9346_Unlock = 0xc0, |
|
272 |
||
273 |
/* rx_mode_bits */ |
|
274 |
AcceptErr = 0x20, |
|
275 |
AcceptRunt = 0x10, |
|
276 |
AcceptBroadcast = 0x08, |
|
277 |
AcceptMulticast = 0x04, |
|
278 |
AcceptMyPhys = 0x02, |
|
279 |
AcceptAllPhys = 0x01, |
|
280 |
||
281 |
/* RxConfigBits */ |
|
282 |
RxCfgFIFOShift = 13, |
|
283 |
RxCfgDMAShift = 8, |
|
284 |
||
285 |
/* TxConfigBits */ |
|
286 |
TxInterFrameGapShift = 24, |
|
287 |
TxDMAShift = 8, /* DMA burst value (0-7) is shift this many bits */ |
|
288 |
||
289 |
/* Config1 register p.24 */ |
|
290 |
MSIEnable = (1 << 5), /* Enable Message Signaled Interrupt */ |
|
291 |
PMEnable = (1 << 0), /* Power Management Enable */ |
|
292 |
||
293 |
/* Config2 register p. 25 */ |
|
294 |
PCI_Clock_66MHz = 0x01, |
|
295 |
PCI_Clock_33MHz = 0x00, |
|
296 |
||
297 |
/* Config3 register p.25 */ |
|
298 |
MagicPacket = (1 << 5), /* Wake up when receives a Magic Packet */ |
|
299 |
LinkUp = (1 << 4), /* Wake up when the cable connection is re-established */ |
|
300 |
||
301 |
/* Config5 register p.27 */ |
|
302 |
BWF = (1 << 6), /* Accept Broadcast wakeup frame */ |
|
303 |
MWF = (1 << 5), /* Accept Multicast wakeup frame */ |
|
304 |
UWF = (1 << 4), /* Accept Unicast wakeup frame */ |
|
305 |
LanWake = (1 << 1), /* LanWake enable/disable */ |
|
306 |
PMEStatus = (1 << 0), /* PME status can be reset by PCI RST# */ |
|
307 |
||
308 |
/* TBICSR p.28 */ |
|
309 |
TBIReset = 0x80000000, |
|
310 |
TBILoopback = 0x40000000, |
|
311 |
TBINwEnable = 0x20000000, |
|
312 |
TBINwRestart = 0x10000000, |
|
313 |
TBILinkOk = 0x02000000, |
|
314 |
TBINwComplete = 0x01000000, |
|
315 |
||
316 |
/* CPlusCmd p.31 */ |
|
317 |
PktCntrDisable = (1 << 7), // 8168 |
|
318 |
RxVlan = (1 << 6), |
|
319 |
RxChkSum = (1 << 5), |
|
320 |
PCIDAC = (1 << 4), |
|
321 |
PCIMulRW = (1 << 3), |
|
322 |
INTT_0 = 0x0000, // 8168 |
|
323 |
INTT_1 = 0x0001, // 8168 |
|
324 |
INTT_2 = 0x0002, // 8168 |
|
325 |
INTT_3 = 0x0003, // 8168 |
|
326 |
||
327 |
/* rtl8169_PHYstatus */ |
|
328 |
TBI_Enable = 0x80, |
|
329 |
TxFlowCtrl = 0x40, |
|
330 |
RxFlowCtrl = 0x20, |
|
331 |
_1000bpsF = 0x10, |
|
332 |
_100bps = 0x08, |
|
333 |
_10bps = 0x04, |
|
334 |
LinkStatus = 0x02, |
|
335 |
FullDup = 0x01, |
|
336 |
||
337 |
/* _TBICSRBit */ |
|
338 |
TBILinkOK = 0x02000000, |
|
339 |
||
340 |
/* DumpCounterCommand */ |
|
341 |
CounterDump = 0x8, |
|
342 |
}; |
|
343 |
||
344 |
enum desc_status_bit {
|
|
345 |
DescOwn = (1 << 31), /* Descriptor is owned by NIC */ |
|
346 |
RingEnd = (1 << 30), /* End of descriptor ring */ |
|
347 |
FirstFrag = (1 << 29), /* First segment of a packet */ |
|
348 |
LastFrag = (1 << 28), /* Final segment of a packet */ |
|
349 |
||
350 |
/* Tx private */ |
|
351 |
LargeSend = (1 << 27), /* TCP Large Send Offload (TSO) */ |
|
352 |
MSSShift = 16, /* MSS value position */ |
|
353 |
MSSMask = 0xfff, /* MSS value + LargeSend bit: 12 bits */ |
|
354 |
IPCS = (1 << 18), /* Calculate IP checksum */ |
|
355 |
UDPCS = (1 << 17), /* Calculate UDP/IP checksum */ |
|
356 |
TCPCS = (1 << 16), /* Calculate TCP/IP checksum */ |
|
357 |
TxVlanTag = (1 << 17), /* Add VLAN tag */ |
|
358 |
||
359 |
/* Rx private */ |
|
360 |
PID1 = (1 << 18), /* Protocol ID bit 1/2 */ |
|
361 |
PID0 = (1 << 17), /* Protocol ID bit 2/2 */ |
|
362 |
||
363 |
#define RxProtoUDP (PID1) |
|
364 |
#define RxProtoTCP (PID0) |
|
365 |
#define RxProtoIP (PID1 | PID0) |
|
366 |
#define RxProtoMask RxProtoIP |
|
367 |
||
368 |
IPFail = (1 << 16), /* IP checksum failed */ |
|
369 |
UDPFail = (1 << 15), /* UDP/IP checksum failed */ |
|
370 |
TCPFail = (1 << 14), /* TCP/IP checksum failed */ |
|
371 |
RxVlanTag = (1 << 16), /* VLAN tag available */ |
|
372 |
}; |
|
373 |
||
374 |
#define RsvdMask 0x3fffc000 |
|
375 |
||
376 |
struct TxDesc {
|
|
377 |
__le32 opts1; |
|
378 |
__le32 opts2; |
|
379 |
__le64 addr; |
|
380 |
}; |
|
381 |
||
382 |
struct RxDesc {
|
|
383 |
__le32 opts1; |
|
384 |
__le32 opts2; |
|
385 |
__le64 addr; |
|
386 |
}; |
|
387 |
||
388 |
struct ring_info {
|
|
389 |
struct sk_buff *skb; |
|
390 |
u32 len; |
|
391 |
u8 __pad[sizeof(void *) - sizeof(u32)]; |
|
392 |
}; |
|
393 |
||
394 |
enum features {
|
|
395 |
RTL_FEATURE_WOL = (1 << 0), |
|
396 |
RTL_FEATURE_MSI = (1 << 1), |
|
397 |
}; |
|
398 |
||
399 |
struct rtl8169_private {
|
|
400 |
void __iomem *mmio_addr; /* memory map physical address */ |
|
401 |
struct pci_dev *pci_dev; /* Index of PCI device */ |
|
402 |
struct net_device *dev; |
|
403 |
#ifdef CONFIG_R8169_NAPI |
|
404 |
struct napi_struct napi; |
|
405 |
#endif |
|
406 |
spinlock_t lock; /* spin lock flag */ |
|
407 |
u32 msg_enable; |
|
408 |
int chipset; |
|
409 |
int mac_version; |
|
410 |
u32 cur_rx; /* Index into the Rx descriptor buffer of next Rx pkt. */ |
|
411 |
u32 cur_tx; /* Index into the Tx descriptor buffer of next Rx pkt. */ |
|
412 |
u32 dirty_rx; |
|
413 |
u32 dirty_tx; |
|
414 |
struct TxDesc *TxDescArray; /* 256-aligned Tx descriptor ring */ |
|
415 |
struct RxDesc *RxDescArray; /* 256-aligned Rx descriptor ring */ |
|
416 |
dma_addr_t TxPhyAddr; |
|
417 |
dma_addr_t RxPhyAddr; |
|
418 |
struct sk_buff *Rx_skbuff[NUM_RX_DESC]; /* Rx data buffers */ |
|
419 |
struct ring_info tx_skb[NUM_TX_DESC]; /* Tx data buffers */ |
|
420 |
unsigned align; |
|
421 |
unsigned rx_buf_sz; |
|
422 |
struct timer_list timer; |
|
423 |
u16 cp_cmd; |
|
424 |
u16 intr_event; |
|
425 |
u16 napi_event; |
|
426 |
u16 intr_mask; |
|
427 |
int phy_auto_nego_reg; |
|
428 |
int phy_1000_ctrl_reg; |
|
429 |
#ifdef CONFIG_R8169_VLAN |
|
430 |
struct vlan_group *vlgrp; |
|
431 |
#endif |
|
432 |
int (*set_speed)(struct net_device *, u8 autoneg, u16 speed, u8 duplex); |
|
433 |
void (*get_settings)(struct net_device *, struct ethtool_cmd *); |
|
434 |
void (*phy_reset_enable)(void __iomem *); |
|
435 |
void (*hw_start)(struct net_device *); |
|
436 |
unsigned int (*phy_reset_pending)(void __iomem *); |
|
437 |
unsigned int (*link_ok)(void __iomem *); |
|
438 |
struct delayed_work task; |
|
439 |
unsigned features; |
|
440 |
||
441 |
ec_device_t *ecdev; |
|
442 |
unsigned long ec_watchdog_jiffies; |
|
443 |
}; |
|
444 |
||
445 |
MODULE_AUTHOR("Florian Pose <fp@igh-essen.com>");
|
|
446 |
MODULE_DESCRIPTION("EtherCAT-capable RealTek RTL-8169 Gigabit Ethernet driver");
|
|
447 |
module_param(rx_copybreak, int, 0); |
|
448 |
MODULE_PARM_DESC(rx_copybreak, "Copy breakpoint for copy-only-tiny-frames"); |
|
449 |
module_param(use_dac, int, 0); |
|
450 |
MODULE_PARM_DESC(use_dac, "Enable PCI DAC. Unsafe on 32 bit PCI slot."); |
|
451 |
module_param_named(debug, debug.msg_enable, int, 0); |
|
452 |
MODULE_PARM_DESC(debug, "Debug verbosity level (0=none, ..., 16=all)"); |
|
453 |
MODULE_LICENSE("GPL");
|
|
454 |
MODULE_VERSION(EC_MASTER_VERSION); |
|
455 |
||
456 |
static int rtl8169_open(struct net_device *dev); |
|
457 |
static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev); |
|
458 |
static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance); |
|
459 |
static int rtl8169_init_ring(struct net_device *dev); |
|
460 |
static void rtl_hw_start(struct net_device *dev); |
|
461 |
static int rtl8169_close(struct net_device *dev); |
|
462 |
static void rtl_set_rx_mode(struct net_device *dev); |
|
463 |
static void rtl8169_tx_timeout(struct net_device *dev); |
|
464 |
static struct net_device_stats *rtl8169_get_stats(struct net_device *dev); |
|
465 |
static int rtl8169_rx_interrupt(struct net_device *, struct rtl8169_private *, |
|
466 |
void __iomem *, u32 budget); |
|
467 |
static int rtl8169_change_mtu(struct net_device *dev, int new_mtu); |
|
468 |
static void rtl8169_down(struct net_device *dev); |
|
469 |
static void rtl8169_rx_clear(struct rtl8169_private *tp); |
|
470 |
||
471 |
#ifdef CONFIG_R8169_NAPI |
|
472 |
static int rtl8169_poll(struct napi_struct *napi, int budget); |
|
473 |
#endif |
|
474 |
||
475 |
static const unsigned int rtl8169_rx_config = |
|
476 |
(RX_FIFO_THRESH << RxCfgFIFOShift) | (RX_DMA_BURST << RxCfgDMAShift); |
|
477 |
||
478 |
static void mdio_write(void __iomem *ioaddr, int reg_addr, int value) |
|
479 |
{
|
|
480 |
int i; |
|
481 |
||
482 |
RTL_W32(PHYAR, 0x80000000 | (reg_addr & 0x1f) << 16 | (value & 0xffff)); |
|
483 |
||
484 |
for (i = 20; i > 0; i--) {
|
|
485 |
/* |
|
486 |
* Check if the RTL8169 has completed writing to the specified |
|
487 |
* MII register. |
|
488 |
*/ |
|
489 |
if (!(RTL_R32(PHYAR) & 0x80000000)) |
|
490 |
break; |
|
491 |
udelay(25); |
|
492 |
} |
|
493 |
} |
|
494 |
||
495 |
static int mdio_read(void __iomem *ioaddr, int reg_addr) |
|
496 |
{
|
|
497 |
int i, value = -1; |
|
498 |
||
499 |
RTL_W32(PHYAR, 0x0 | (reg_addr & 0x1f) << 16); |
|
500 |
||
501 |
for (i = 20; i > 0; i--) {
|
|
502 |
/* |
|
503 |
* Check if the RTL8169 has completed retrieving data from |
|
504 |
* the specified MII register. |
|
505 |
*/ |
|
506 |
if (RTL_R32(PHYAR) & 0x80000000) {
|
|
507 |
value = RTL_R32(PHYAR) & 0xffff; |
|
508 |
break; |
|
509 |
} |
|
510 |
udelay(25); |
|
511 |
} |
|
512 |
return value; |
|
513 |
} |
|
514 |
||
515 |
static void rtl8169_irq_mask_and_ack(void __iomem *ioaddr) |
|
516 |
{
|
|
517 |
RTL_W16(IntrMask, 0x0000); |
|
518 |
||
519 |
RTL_W16(IntrStatus, 0xffff); |
|
520 |
} |
|
521 |
||
522 |
static void rtl8169_asic_down(void __iomem *ioaddr) |
|
523 |
{
|
|
524 |
RTL_W8(ChipCmd, 0x00); |
|
525 |
rtl8169_irq_mask_and_ack(ioaddr); |
|
526 |
RTL_R16(CPlusCmd); |
|
527 |
} |
|
528 |
||
529 |
static unsigned int rtl8169_tbi_reset_pending(void __iomem *ioaddr) |
|
530 |
{
|
|
531 |
return RTL_R32(TBICSR) & TBIReset; |
|
532 |
} |
|
533 |
||
534 |
static unsigned int rtl8169_xmii_reset_pending(void __iomem *ioaddr) |
|
535 |
{
|
|
536 |
return mdio_read(ioaddr, MII_BMCR) & BMCR_RESET; |
|
537 |
} |
|
538 |
||
539 |
static unsigned int rtl8169_tbi_link_ok(void __iomem *ioaddr) |
|
540 |
{
|
|
541 |
return RTL_R32(TBICSR) & TBILinkOk; |
|
542 |
} |
|
543 |
||
544 |
static unsigned int rtl8169_xmii_link_ok(void __iomem *ioaddr) |
|
545 |
{
|
|
546 |
return RTL_R8(PHYstatus) & LinkStatus; |
|
547 |
} |
|
548 |
||
549 |
static void rtl8169_tbi_reset_enable(void __iomem *ioaddr) |
|
550 |
{
|
|
551 |
RTL_W32(TBICSR, RTL_R32(TBICSR) | TBIReset); |
|
552 |
} |
|
553 |
||
554 |
static void rtl8169_xmii_reset_enable(void __iomem *ioaddr) |
|
555 |
{
|
|
556 |
unsigned int val; |
|
557 |
||
558 |
val = mdio_read(ioaddr, MII_BMCR) | BMCR_RESET; |
|
559 |
mdio_write(ioaddr, MII_BMCR, val & 0xffff); |
|
560 |
} |
|
561 |
||
562 |
static void rtl8169_check_link_status(struct net_device *dev, |
|
563 |
struct rtl8169_private *tp, |
|
564 |
void __iomem *ioaddr) |
|
565 |
{
|
|
566 |
unsigned long flags; |
|
567 |
||
568 |
if (tp->ecdev) {
|
|
569 |
ecdev_set_link(tp->ecdev, tp->link_ok(ioaddr) ? 1 : 0); |
|
570 |
} else {
|
|
571 |
spin_lock_irqsave(&tp->lock, flags); |
|
572 |
if (tp->link_ok(ioaddr)) {
|
|
573 |
netif_carrier_on(dev); |
|
574 |
if (netif_msg_ifup(tp)) |
|
575 |
printk(KERN_INFO PFX "%s: link up\n", dev->name); |
|
576 |
} else {
|
|
577 |
if (netif_msg_ifdown(tp)) |
|
578 |
printk(KERN_INFO PFX "%s: link down\n", dev->name); |
|
579 |
netif_carrier_off(dev); |
|
580 |
} |
|
581 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
582 |
} |
|
583 |
} |
|
584 |
||
585 |
static void rtl8169_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol) |
|
586 |
{
|
|
587 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
588 |
void __iomem *ioaddr = tp->mmio_addr; |
|
589 |
u8 options; |
|
590 |
||
591 |
wol->wolopts = 0; |
|
592 |
||
593 |
#define WAKE_ANY (WAKE_PHY | WAKE_MAGIC | WAKE_UCAST | WAKE_BCAST | WAKE_MCAST) |
|
594 |
wol->supported = WAKE_ANY; |
|
595 |
||
596 |
spin_lock_irq(&tp->lock); |
|
597 |
||
598 |
options = RTL_R8(Config1); |
|
599 |
if (!(options & PMEnable)) |
|
600 |
goto out_unlock; |
|
601 |
||
602 |
options = RTL_R8(Config3); |
|
603 |
if (options & LinkUp) |
|
604 |
wol->wolopts |= WAKE_PHY; |
|
605 |
if (options & MagicPacket) |
|
606 |
wol->wolopts |= WAKE_MAGIC; |
|
607 |
||
608 |
options = RTL_R8(Config5); |
|
609 |
if (options & UWF) |
|
610 |
wol->wolopts |= WAKE_UCAST; |
|
611 |
if (options & BWF) |
|
612 |
wol->wolopts |= WAKE_BCAST; |
|
613 |
if (options & MWF) |
|
614 |
wol->wolopts |= WAKE_MCAST; |
|
615 |
||
616 |
out_unlock: |
|
617 |
spin_unlock_irq(&tp->lock); |
|
618 |
} |
|
619 |
||
620 |
static int rtl8169_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol) |
|
621 |
{
|
|
622 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
623 |
void __iomem *ioaddr = tp->mmio_addr; |
|
624 |
unsigned int i; |
|
625 |
static struct {
|
|
626 |
u32 opt; |
|
627 |
u16 reg; |
|
628 |
u8 mask; |
|
629 |
} cfg[] = {
|
|
630 |
{ WAKE_ANY, Config1, PMEnable },
|
|
631 |
{ WAKE_PHY, Config3, LinkUp },
|
|
632 |
{ WAKE_MAGIC, Config3, MagicPacket },
|
|
633 |
{ WAKE_UCAST, Config5, UWF },
|
|
634 |
{ WAKE_BCAST, Config5, BWF },
|
|
635 |
{ WAKE_MCAST, Config5, MWF },
|
|
636 |
{ WAKE_ANY, Config5, LanWake }
|
|
637 |
}; |
|
638 |
||
639 |
spin_lock_irq(&tp->lock); |
|
640 |
||
641 |
RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
642 |
||
643 |
for (i = 0; i < ARRAY_SIZE(cfg); i++) {
|
|
644 |
u8 options = RTL_R8(cfg[i].reg) & ~cfg[i].mask; |
|
645 |
if (wol->wolopts & cfg[i].opt) |
|
646 |
options |= cfg[i].mask; |
|
647 |
RTL_W8(cfg[i].reg, options); |
|
648 |
} |
|
649 |
||
650 |
RTL_W8(Cfg9346, Cfg9346_Lock); |
|
651 |
||
652 |
if (wol->wolopts) |
|
653 |
tp->features |= RTL_FEATURE_WOL; |
|
654 |
else |
|
655 |
tp->features &= ~RTL_FEATURE_WOL; |
|
656 |
||
657 |
spin_unlock_irq(&tp->lock); |
|
658 |
||
659 |
return 0; |
|
660 |
} |
|
661 |
||
662 |
static void rtl8169_get_drvinfo(struct net_device *dev, |
|
663 |
struct ethtool_drvinfo *info) |
|
664 |
{
|
|
665 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
666 |
||
667 |
strcpy(info->driver, MODULENAME); |
|
668 |
strcpy(info->version, RTL8169_VERSION); |
|
669 |
strcpy(info->bus_info, pci_name(tp->pci_dev)); |
|
670 |
} |
|
671 |
||
672 |
static int rtl8169_get_regs_len(struct net_device *dev) |
|
673 |
{
|
|
674 |
return R8169_REGS_SIZE; |
|
675 |
} |
|
676 |
||
677 |
static int rtl8169_set_speed_tbi(struct net_device *dev, |
|
678 |
u8 autoneg, u16 speed, u8 duplex) |
|
679 |
{
|
|
680 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
681 |
void __iomem *ioaddr = tp->mmio_addr; |
|
682 |
int ret = 0; |
|
683 |
u32 reg; |
|
684 |
||
685 |
reg = RTL_R32(TBICSR); |
|
686 |
if ((autoneg == AUTONEG_DISABLE) && (speed == SPEED_1000) && |
|
687 |
(duplex == DUPLEX_FULL)) {
|
|
688 |
RTL_W32(TBICSR, reg & ~(TBINwEnable | TBINwRestart)); |
|
689 |
} else if (autoneg == AUTONEG_ENABLE) |
|
690 |
RTL_W32(TBICSR, reg | TBINwEnable | TBINwRestart); |
|
691 |
else {
|
|
692 |
if (netif_msg_link(tp)) {
|
|
693 |
printk(KERN_WARNING "%s: " |
|
694 |
"incorrect speed setting refused in TBI mode\n", |
|
695 |
dev->name); |
|
696 |
} |
|
697 |
ret = -EOPNOTSUPP; |
|
698 |
} |
|
699 |
||
700 |
return ret; |
|
701 |
} |
|
702 |
||
703 |
static int rtl8169_set_speed_xmii(struct net_device *dev, |
|
704 |
u8 autoneg, u16 speed, u8 duplex) |
|
705 |
{
|
|
706 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
707 |
void __iomem *ioaddr = tp->mmio_addr; |
|
708 |
int auto_nego, giga_ctrl; |
|
709 |
||
710 |
auto_nego = mdio_read(ioaddr, MII_ADVERTISE); |
|
711 |
auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_10FULL | |
|
712 |
ADVERTISE_100HALF | ADVERTISE_100FULL); |
|
713 |
giga_ctrl = mdio_read(ioaddr, MII_CTRL1000); |
|
714 |
giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF); |
|
715 |
||
716 |
if (autoneg == AUTONEG_ENABLE) {
|
|
717 |
auto_nego |= (ADVERTISE_10HALF | ADVERTISE_10FULL | |
|
718 |
ADVERTISE_100HALF | ADVERTISE_100FULL); |
|
719 |
giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; |
|
720 |
} else {
|
|
721 |
if (speed == SPEED_10) |
|
722 |
auto_nego |= ADVERTISE_10HALF | ADVERTISE_10FULL; |
|
723 |
else if (speed == SPEED_100) |
|
724 |
auto_nego |= ADVERTISE_100HALF | ADVERTISE_100FULL; |
|
725 |
else if (speed == SPEED_1000) |
|
726 |
giga_ctrl |= ADVERTISE_1000FULL | ADVERTISE_1000HALF; |
|
727 |
||
728 |
if (duplex == DUPLEX_HALF) |
|
729 |
auto_nego &= ~(ADVERTISE_10FULL | ADVERTISE_100FULL); |
|
730 |
||
731 |
if (duplex == DUPLEX_FULL) |
|
732 |
auto_nego &= ~(ADVERTISE_10HALF | ADVERTISE_100HALF); |
|
733 |
||
734 |
/* This tweak comes straight from Realtek's driver. */ |
|
735 |
if ((speed == SPEED_100) && (duplex == DUPLEX_HALF) && |
|
736 |
((tp->mac_version == RTL_GIGA_MAC_VER_13) || |
|
737 |
(tp->mac_version == RTL_GIGA_MAC_VER_16))) {
|
|
738 |
auto_nego = ADVERTISE_100HALF | ADVERTISE_CSMA; |
|
739 |
} |
|
740 |
} |
|
741 |
||
742 |
/* The 8100e/8101e do Fast Ethernet only. */ |
|
743 |
if ((tp->mac_version == RTL_GIGA_MAC_VER_13) || |
|
744 |
(tp->mac_version == RTL_GIGA_MAC_VER_14) || |
|
745 |
(tp->mac_version == RTL_GIGA_MAC_VER_15) || |
|
746 |
(tp->mac_version == RTL_GIGA_MAC_VER_16)) {
|
|
747 |
if ((giga_ctrl & (ADVERTISE_1000FULL | ADVERTISE_1000HALF)) && |
|
748 |
netif_msg_link(tp)) {
|
|
749 |
printk(KERN_INFO "%s: PHY does not support 1000Mbps.\n", |
|
750 |
dev->name); |
|
751 |
} |
|
752 |
giga_ctrl &= ~(ADVERTISE_1000FULL | ADVERTISE_1000HALF); |
|
753 |
} |
|
754 |
||
755 |
auto_nego |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM; |
|
756 |
||
757 |
if ((tp->mac_version == RTL_GIGA_MAC_VER_12) || |
|
758 |
(tp->mac_version == RTL_GIGA_MAC_VER_17)) {
|
|
759 |
/* Vendor specific (0x1f) and reserved (0x0e) MII registers. */ |
|
760 |
mdio_write(ioaddr, 0x1f, 0x0000); |
|
761 |
mdio_write(ioaddr, 0x0e, 0x0000); |
|
762 |
} |
|
763 |
||
764 |
tp->phy_auto_nego_reg = auto_nego; |
|
765 |
tp->phy_1000_ctrl_reg = giga_ctrl; |
|
766 |
||
767 |
mdio_write(ioaddr, MII_ADVERTISE, auto_nego); |
|
768 |
mdio_write(ioaddr, MII_CTRL1000, giga_ctrl); |
|
769 |
mdio_write(ioaddr, MII_BMCR, BMCR_ANENABLE | BMCR_ANRESTART); |
|
770 |
return 0; |
|
771 |
} |
|
772 |
||
773 |
static int rtl8169_set_speed(struct net_device *dev, |
|
774 |
u8 autoneg, u16 speed, u8 duplex) |
|
775 |
{
|
|
776 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
777 |
int ret; |
|
778 |
||
779 |
ret = tp->set_speed(dev, autoneg, speed, duplex); |
|
780 |
||
781 |
if (netif_running(dev) && (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)) |
|
782 |
mod_timer(&tp->timer, jiffies + RTL8169_PHY_TIMEOUT); |
|
783 |
||
784 |
return ret; |
|
785 |
} |
|
786 |
||
787 |
static int rtl8169_set_settings(struct net_device *dev, struct ethtool_cmd *cmd) |
|
788 |
{
|
|
789 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
790 |
unsigned long flags; |
|
791 |
int ret; |
|
792 |
||
793 |
spin_lock_irqsave(&tp->lock, flags); |
|
794 |
ret = rtl8169_set_speed(dev, cmd->autoneg, cmd->speed, cmd->duplex); |
|
795 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
796 |
||
797 |
return ret; |
|
798 |
} |
|
799 |
||
800 |
static u32 rtl8169_get_rx_csum(struct net_device *dev) |
|
801 |
{
|
|
802 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
803 |
||
804 |
return tp->cp_cmd & RxChkSum; |
|
805 |
} |
|
806 |
||
807 |
static int rtl8169_set_rx_csum(struct net_device *dev, u32 data) |
|
808 |
{
|
|
809 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
810 |
void __iomem *ioaddr = tp->mmio_addr; |
|
811 |
unsigned long flags; |
|
812 |
||
813 |
spin_lock_irqsave(&tp->lock, flags); |
|
814 |
||
815 |
if (data) |
|
816 |
tp->cp_cmd |= RxChkSum; |
|
817 |
else |
|
818 |
tp->cp_cmd &= ~RxChkSum; |
|
819 |
||
820 |
RTL_W16(CPlusCmd, tp->cp_cmd); |
|
821 |
RTL_R16(CPlusCmd); |
|
822 |
||
823 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
824 |
||
825 |
return 0; |
|
826 |
} |
|
827 |
||
828 |
#ifdef CONFIG_R8169_VLAN |
|
829 |
||
830 |
static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp, |
|
831 |
struct sk_buff *skb) |
|
832 |
{
|
|
833 |
return (tp->vlgrp && vlan_tx_tag_present(skb)) ? |
|
834 |
TxVlanTag | swab16(vlan_tx_tag_get(skb)) : 0x00; |
|
835 |
} |
|
836 |
||
837 |
static void rtl8169_vlan_rx_register(struct net_device *dev, |
|
838 |
struct vlan_group *grp) |
|
839 |
{
|
|
840 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
841 |
void __iomem *ioaddr = tp->mmio_addr; |
|
842 |
unsigned long flags; |
|
843 |
||
844 |
spin_lock_irqsave(&tp->lock, flags); |
|
845 |
tp->vlgrp = grp; |
|
846 |
if (tp->vlgrp) |
|
847 |
tp->cp_cmd |= RxVlan; |
|
848 |
else |
|
849 |
tp->cp_cmd &= ~RxVlan; |
|
850 |
RTL_W16(CPlusCmd, tp->cp_cmd); |
|
851 |
RTL_R16(CPlusCmd); |
|
852 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
853 |
} |
|
854 |
||
855 |
static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc, |
|
856 |
struct sk_buff *skb) |
|
857 |
{
|
|
858 |
u32 opts2 = le32_to_cpu(desc->opts2); |
|
859 |
int ret; |
|
860 |
||
861 |
if (tp->vlgrp && (opts2 & RxVlanTag)) {
|
|
862 |
rtl8169_rx_hwaccel_skb(skb, tp->vlgrp, swab16(opts2 & 0xffff)); |
|
863 |
ret = 0; |
|
864 |
} else |
|
865 |
ret = -1; |
|
866 |
desc->opts2 = 0; |
|
867 |
return ret; |
|
868 |
} |
|
869 |
||
870 |
#else /* !CONFIG_R8169_VLAN */ |
|
871 |
||
872 |
static inline u32 rtl8169_tx_vlan_tag(struct rtl8169_private *tp, |
|
873 |
struct sk_buff *skb) |
|
874 |
{
|
|
875 |
return 0; |
|
876 |
} |
|
877 |
||
878 |
static int rtl8169_rx_vlan_skb(struct rtl8169_private *tp, struct RxDesc *desc, |
|
879 |
struct sk_buff *skb) |
|
880 |
{
|
|
881 |
return -1; |
|
882 |
} |
|
883 |
||
884 |
#endif |
|
885 |
||
886 |
static void rtl8169_gset_tbi(struct net_device *dev, struct ethtool_cmd *cmd) |
|
887 |
{
|
|
888 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
889 |
void __iomem *ioaddr = tp->mmio_addr; |
|
890 |
u32 status; |
|
891 |
||
892 |
cmd->supported = |
|
893 |
SUPPORTED_1000baseT_Full | SUPPORTED_Autoneg | SUPPORTED_FIBRE; |
|
894 |
cmd->port = PORT_FIBRE; |
|
895 |
cmd->transceiver = XCVR_INTERNAL; |
|
896 |
||
897 |
status = RTL_R32(TBICSR); |
|
898 |
cmd->advertising = (status & TBINwEnable) ? ADVERTISED_Autoneg : 0; |
|
899 |
cmd->autoneg = !!(status & TBINwEnable); |
|
900 |
||
901 |
cmd->speed = SPEED_1000; |
|
902 |
cmd->duplex = DUPLEX_FULL; /* Always set */ |
|
903 |
} |
|
904 |
||
905 |
static void rtl8169_gset_xmii(struct net_device *dev, struct ethtool_cmd *cmd) |
|
906 |
{
|
|
907 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
908 |
void __iomem *ioaddr = tp->mmio_addr; |
|
909 |
u8 status; |
|
910 |
||
911 |
cmd->supported = SUPPORTED_10baseT_Half | |
|
912 |
SUPPORTED_10baseT_Full | |
|
913 |
SUPPORTED_100baseT_Half | |
|
914 |
SUPPORTED_100baseT_Full | |
|
915 |
SUPPORTED_1000baseT_Full | |
|
916 |
SUPPORTED_Autoneg | |
|
917 |
SUPPORTED_TP; |
|
918 |
||
919 |
cmd->autoneg = 1; |
|
920 |
cmd->advertising = ADVERTISED_TP | ADVERTISED_Autoneg; |
|
921 |
||
922 |
if (tp->phy_auto_nego_reg & ADVERTISE_10HALF) |
|
923 |
cmd->advertising |= ADVERTISED_10baseT_Half; |
|
924 |
if (tp->phy_auto_nego_reg & ADVERTISE_10FULL) |
|
925 |
cmd->advertising |= ADVERTISED_10baseT_Full; |
|
926 |
if (tp->phy_auto_nego_reg & ADVERTISE_100HALF) |
|
927 |
cmd->advertising |= ADVERTISED_100baseT_Half; |
|
928 |
if (tp->phy_auto_nego_reg & ADVERTISE_100FULL) |
|
929 |
cmd->advertising |= ADVERTISED_100baseT_Full; |
|
930 |
if (tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL) |
|
931 |
cmd->advertising |= ADVERTISED_1000baseT_Full; |
|
932 |
||
933 |
status = RTL_R8(PHYstatus); |
|
934 |
||
935 |
if (status & _1000bpsF) |
|
936 |
cmd->speed = SPEED_1000; |
|
937 |
else if (status & _100bps) |
|
938 |
cmd->speed = SPEED_100; |
|
939 |
else if (status & _10bps) |
|
940 |
cmd->speed = SPEED_10; |
|
941 |
||
942 |
if (status & TxFlowCtrl) |
|
943 |
cmd->advertising |= ADVERTISED_Asym_Pause; |
|
944 |
if (status & RxFlowCtrl) |
|
945 |
cmd->advertising |= ADVERTISED_Pause; |
|
946 |
||
947 |
cmd->duplex = ((status & _1000bpsF) || (status & FullDup)) ? |
|
948 |
DUPLEX_FULL : DUPLEX_HALF; |
|
949 |
} |
|
950 |
||
951 |
static int rtl8169_get_settings(struct net_device *dev, struct ethtool_cmd *cmd) |
|
952 |
{
|
|
953 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
954 |
unsigned long flags; |
|
955 |
||
956 |
spin_lock_irqsave(&tp->lock, flags); |
|
957 |
||
958 |
tp->get_settings(dev, cmd); |
|
959 |
||
960 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
961 |
return 0; |
|
962 |
} |
|
963 |
||
964 |
static void rtl8169_get_regs(struct net_device *dev, struct ethtool_regs *regs, |
|
965 |
void *p) |
|
966 |
{
|
|
967 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
968 |
unsigned long flags; |
|
969 |
||
970 |
if (regs->len > R8169_REGS_SIZE) |
|
971 |
regs->len = R8169_REGS_SIZE; |
|
972 |
||
973 |
spin_lock_irqsave(&tp->lock, flags); |
|
974 |
memcpy_fromio(p, tp->mmio_addr, regs->len); |
|
975 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
976 |
} |
|
977 |
||
978 |
static u32 rtl8169_get_msglevel(struct net_device *dev) |
|
979 |
{
|
|
980 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
981 |
||
982 |
return tp->msg_enable; |
|
983 |
} |
|
984 |
||
985 |
static void rtl8169_set_msglevel(struct net_device *dev, u32 value) |
|
986 |
{
|
|
987 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
988 |
||
989 |
tp->msg_enable = value; |
|
990 |
} |
|
991 |
||
992 |
static const char rtl8169_gstrings[][ETH_GSTRING_LEN] = {
|
|
993 |
"tx_packets", |
|
994 |
"rx_packets", |
|
995 |
"tx_errors", |
|
996 |
"rx_errors", |
|
997 |
"rx_missed", |
|
998 |
"align_errors", |
|
999 |
"tx_single_collisions", |
|
1000 |
"tx_multi_collisions", |
|
1001 |
"unicast", |
|
1002 |
"broadcast", |
|
1003 |
"multicast", |
|
1004 |
"tx_aborted", |
|
1005 |
"tx_underrun", |
|
1006 |
}; |
|
1007 |
||
1008 |
struct rtl8169_counters {
|
|
1009 |
__le64 tx_packets; |
|
1010 |
__le64 rx_packets; |
|
1011 |
__le64 tx_errors; |
|
1012 |
__le32 rx_errors; |
|
1013 |
__le16 rx_missed; |
|
1014 |
__le16 align_errors; |
|
1015 |
__le32 tx_one_collision; |
|
1016 |
__le32 tx_multi_collision; |
|
1017 |
__le64 rx_unicast; |
|
1018 |
__le64 rx_broadcast; |
|
1019 |
__le32 rx_multicast; |
|
1020 |
__le16 tx_aborted; |
|
1021 |
__le16 tx_underun; |
|
1022 |
}; |
|
1023 |
||
1024 |
static int rtl8169_get_sset_count(struct net_device *dev, int sset) |
|
1025 |
{
|
|
1026 |
switch (sset) {
|
|
1027 |
case ETH_SS_STATS: |
|
1028 |
return ARRAY_SIZE(rtl8169_gstrings); |
|
1029 |
default: |
|
1030 |
return -EOPNOTSUPP; |
|
1031 |
} |
|
1032 |
} |
|
1033 |
||
1034 |
static void rtl8169_get_ethtool_stats(struct net_device *dev, |
|
1035 |
struct ethtool_stats *stats, u64 *data) |
|
1036 |
{
|
|
1037 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1038 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1039 |
struct rtl8169_counters *counters; |
|
1040 |
dma_addr_t paddr; |
|
1041 |
u32 cmd; |
|
1042 |
||
1043 |
ASSERT_RTNL(); |
|
1044 |
||
1045 |
counters = pci_alloc_consistent(tp->pci_dev, sizeof(*counters), &paddr); |
|
1046 |
if (!counters) |
|
1047 |
return; |
|
1048 |
||
1049 |
RTL_W32(CounterAddrHigh, (u64)paddr >> 32); |
|
1050 |
cmd = (u64)paddr & DMA_32BIT_MASK; |
|
1051 |
RTL_W32(CounterAddrLow, cmd); |
|
1052 |
RTL_W32(CounterAddrLow, cmd | CounterDump); |
|
1053 |
||
1054 |
while (RTL_R32(CounterAddrLow) & CounterDump) {
|
|
1055 |
if (msleep_interruptible(1)) |
|
1056 |
break; |
|
1057 |
} |
|
1058 |
||
1059 |
RTL_W32(CounterAddrLow, 0); |
|
1060 |
RTL_W32(CounterAddrHigh, 0); |
|
1061 |
||
1062 |
data[0] = le64_to_cpu(counters->tx_packets); |
|
1063 |
data[1] = le64_to_cpu(counters->rx_packets); |
|
1064 |
data[2] = le64_to_cpu(counters->tx_errors); |
|
1065 |
data[3] = le32_to_cpu(counters->rx_errors); |
|
1066 |
data[4] = le16_to_cpu(counters->rx_missed); |
|
1067 |
data[5] = le16_to_cpu(counters->align_errors); |
|
1068 |
data[6] = le32_to_cpu(counters->tx_one_collision); |
|
1069 |
data[7] = le32_to_cpu(counters->tx_multi_collision); |
|
1070 |
data[8] = le64_to_cpu(counters->rx_unicast); |
|
1071 |
data[9] = le64_to_cpu(counters->rx_broadcast); |
|
1072 |
data[10] = le32_to_cpu(counters->rx_multicast); |
|
1073 |
data[11] = le16_to_cpu(counters->tx_aborted); |
|
1074 |
data[12] = le16_to_cpu(counters->tx_underun); |
|
1075 |
||
1076 |
pci_free_consistent(tp->pci_dev, sizeof(*counters), counters, paddr); |
|
1077 |
} |
|
1078 |
||
1079 |
static void rtl8169_get_strings(struct net_device *dev, u32 stringset, u8 *data) |
|
1080 |
{
|
|
1081 |
switch(stringset) {
|
|
1082 |
case ETH_SS_STATS: |
|
1083 |
memcpy(data, *rtl8169_gstrings, sizeof(rtl8169_gstrings)); |
|
1084 |
break; |
|
1085 |
} |
|
1086 |
} |
|
1087 |
||
1088 |
static const struct ethtool_ops rtl8169_ethtool_ops = {
|
|
1089 |
.get_drvinfo = rtl8169_get_drvinfo, |
|
1090 |
.get_regs_len = rtl8169_get_regs_len, |
|
1091 |
.get_link = ethtool_op_get_link, |
|
1092 |
.get_settings = rtl8169_get_settings, |
|
1093 |
.set_settings = rtl8169_set_settings, |
|
1094 |
.get_msglevel = rtl8169_get_msglevel, |
|
1095 |
.set_msglevel = rtl8169_set_msglevel, |
|
1096 |
.get_rx_csum = rtl8169_get_rx_csum, |
|
1097 |
.set_rx_csum = rtl8169_set_rx_csum, |
|
1098 |
.set_tx_csum = ethtool_op_set_tx_csum, |
|
1099 |
.set_sg = ethtool_op_set_sg, |
|
1100 |
.set_tso = ethtool_op_set_tso, |
|
1101 |
.get_regs = rtl8169_get_regs, |
|
1102 |
.get_wol = rtl8169_get_wol, |
|
1103 |
.set_wol = rtl8169_set_wol, |
|
1104 |
.get_strings = rtl8169_get_strings, |
|
1105 |
.get_sset_count = rtl8169_get_sset_count, |
|
1106 |
.get_ethtool_stats = rtl8169_get_ethtool_stats, |
|
1107 |
}; |
|
1108 |
||
1109 |
static void rtl8169_write_gmii_reg_bit(void __iomem *ioaddr, int reg, |
|
1110 |
int bitnum, int bitval) |
|
1111 |
{
|
|
1112 |
int val; |
|
1113 |
||
1114 |
val = mdio_read(ioaddr, reg); |
|
1115 |
val = (bitval == 1) ? |
|
1116 |
val | (bitval << bitnum) : val & ~(0x0001 << bitnum); |
|
1117 |
mdio_write(ioaddr, reg, val & 0xffff); |
|
1118 |
} |
|
1119 |
||
1120 |
static void rtl8169_get_mac_version(struct rtl8169_private *tp, |
|
1121 |
void __iomem *ioaddr) |
|
1122 |
{
|
|
1123 |
/* |
|
1124 |
* The driver currently handles the 8168Bf and the 8168Be identically |
|
1125 |
* but they can be identified more specifically through the test below |
|
1126 |
* if needed: |
|
1127 |
* |
|
1128 |
* (RTL_R32(TxConfig) & 0x700000) == 0x500000 ? 8168Bf : 8168Be |
|
1129 |
* |
|
1130 |
* Same thing for the 8101Eb and the 8101Ec: |
|
1131 |
* |
|
1132 |
* (RTL_R32(TxConfig) & 0x700000) == 0x200000 ? 8101Eb : 8101Ec |
|
1133 |
*/ |
|
1134 |
const struct {
|
|
1135 |
u32 mask; |
|
1136 |
u32 val; |
|
1137 |
int mac_version; |
|
1138 |
} mac_info[] = {
|
|
1139 |
/* 8168B family. */ |
|
1140 |
{ 0x7c800000, 0x3c800000, RTL_GIGA_MAC_VER_18 },
|
|
1141 |
{ 0x7cf00000, 0x3c000000, RTL_GIGA_MAC_VER_19 },
|
|
1142 |
{ 0x7cf00000, 0x3c200000, RTL_GIGA_MAC_VER_20 },
|
|
1143 |
{ 0x7c800000, 0x3c000000, RTL_GIGA_MAC_VER_20 },
|
|
1144 |
||
1145 |
/* 8168B family. */ |
|
1146 |
{ 0x7cf00000, 0x38000000, RTL_GIGA_MAC_VER_12 },
|
|
1147 |
{ 0x7cf00000, 0x38500000, RTL_GIGA_MAC_VER_17 },
|
|
1148 |
{ 0x7c800000, 0x38000000, RTL_GIGA_MAC_VER_17 },
|
|
1149 |
{ 0x7c800000, 0x30000000, RTL_GIGA_MAC_VER_11 },
|
|
1150 |
||
1151 |
/* 8101 family. */ |
|
1152 |
{ 0x7cf00000, 0x34000000, RTL_GIGA_MAC_VER_13 },
|
|
1153 |
{ 0x7cf00000, 0x34200000, RTL_GIGA_MAC_VER_16 },
|
|
1154 |
{ 0x7c800000, 0x34000000, RTL_GIGA_MAC_VER_16 },
|
|
1155 |
/* FIXME: where did these entries come from ? -- FR */ |
|
1156 |
{ 0xfc800000, 0x38800000, RTL_GIGA_MAC_VER_15 },
|
|
1157 |
{ 0xfc800000, 0x30800000, RTL_GIGA_MAC_VER_14 },
|
|
1158 |
||
1159 |
/* 8110 family. */ |
|
1160 |
{ 0xfc800000, 0x98000000, RTL_GIGA_MAC_VER_06 },
|
|
1161 |
{ 0xfc800000, 0x18000000, RTL_GIGA_MAC_VER_05 },
|
|
1162 |
{ 0xfc800000, 0x10000000, RTL_GIGA_MAC_VER_04 },
|
|
1163 |
{ 0xfc800000, 0x04000000, RTL_GIGA_MAC_VER_03 },
|
|
1164 |
{ 0xfc800000, 0x00800000, RTL_GIGA_MAC_VER_02 },
|
|
1165 |
{ 0xfc800000, 0x00000000, RTL_GIGA_MAC_VER_01 },
|
|
1166 |
||
1167 |
{ 0x00000000, 0x00000000, RTL_GIGA_MAC_VER_01 } /* Catch-all */
|
|
1168 |
}, *p = mac_info; |
|
1169 |
u32 reg; |
|
1170 |
||
1171 |
reg = RTL_R32(TxConfig); |
|
1172 |
while ((reg & p->mask) != p->val) |
|
1173 |
p++; |
|
1174 |
tp->mac_version = p->mac_version; |
|
1175 |
||
1176 |
if (p->mask == 0x00000000) {
|
|
1177 |
struct pci_dev *pdev = tp->pci_dev; |
|
1178 |
||
1179 |
dev_info(&pdev->dev, "unknown MAC (%08x)\n", reg); |
|
1180 |
} |
|
1181 |
} |
|
1182 |
||
1183 |
static void rtl8169_print_mac_version(struct rtl8169_private *tp) |
|
1184 |
{
|
|
1185 |
dprintk("mac_version = 0x%02x\n", tp->mac_version);
|
|
1186 |
} |
|
1187 |
||
1188 |
struct phy_reg {
|
|
1189 |
u16 reg; |
|
1190 |
u16 val; |
|
1191 |
}; |
|
1192 |
||
1193 |
static void rtl_phy_write(void __iomem *ioaddr, struct phy_reg *regs, int len) |
|
1194 |
{
|
|
1195 |
while (len-- > 0) {
|
|
1196 |
mdio_write(ioaddr, regs->reg, regs->val); |
|
1197 |
regs++; |
|
1198 |
} |
|
1199 |
} |
|
1200 |
||
1201 |
static void rtl8169s_hw_phy_config(void __iomem *ioaddr) |
|
1202 |
{
|
|
1203 |
struct {
|
|
1204 |
u16 regs[5]; /* Beware of bit-sign propagation */ |
|
1205 |
} phy_magic[5] = { {
|
|
1206 |
{ 0x0000, //w 4 15 12 0
|
|
1207 |
0x00a1, //w 3 15 0 00a1 |
|
1208 |
0x0008, //w 2 15 0 0008 |
|
1209 |
0x1020, //w 1 15 0 1020 |
|
1210 |
0x1000 } },{ //w 0 15 0 1000
|
|
1211 |
{ 0x7000, //w 4 15 12 7
|
|
1212 |
0xff41, //w 3 15 0 ff41 |
|
1213 |
0xde60, //w 2 15 0 de60 |
|
1214 |
0x0140, //w 1 15 0 0140 |
|
1215 |
0x0077 } },{ //w 0 15 0 0077
|
|
1216 |
{ 0xa000, //w 4 15 12 a
|
|
1217 |
0xdf01, //w 3 15 0 df01 |
|
1218 |
0xdf20, //w 2 15 0 df20 |
|
1219 |
0xff95, //w 1 15 0 ff95 |
|
1220 |
0xfa00 } },{ //w 0 15 0 fa00
|
|
1221 |
{ 0xb000, //w 4 15 12 b
|
|
1222 |
0xff41, //w 3 15 0 ff41 |
|
1223 |
0xde20, //w 2 15 0 de20 |
|
1224 |
0x0140, //w 1 15 0 0140 |
|
1225 |
0x00bb } },{ //w 0 15 0 00bb
|
|
1226 |
{ 0xf000, //w 4 15 12 f
|
|
1227 |
0xdf01, //w 3 15 0 df01 |
|
1228 |
0xdf20, //w 2 15 0 df20 |
|
1229 |
0xff95, //w 1 15 0 ff95 |
|
1230 |
0xbf00 } //w 0 15 0 bf00 |
|
1231 |
} |
|
1232 |
}, *p = phy_magic; |
|
1233 |
unsigned int i; |
|
1234 |
||
1235 |
mdio_write(ioaddr, 0x1f, 0x0001); //w 31 2 0 1 |
|
1236 |
mdio_write(ioaddr, 0x15, 0x1000); //w 21 15 0 1000 |
|
1237 |
mdio_write(ioaddr, 0x18, 0x65c7); //w 24 15 0 65c7 |
|
1238 |
rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0 |
|
1239 |
||
1240 |
for (i = 0; i < ARRAY_SIZE(phy_magic); i++, p++) {
|
|
1241 |
int val, pos = 4; |
|
1242 |
||
1243 |
val = (mdio_read(ioaddr, pos) & 0x0fff) | (p->regs[0] & 0xffff); |
|
1244 |
mdio_write(ioaddr, pos, val); |
|
1245 |
while (--pos >= 0) |
|
1246 |
mdio_write(ioaddr, pos, p->regs[4 - pos] & 0xffff); |
|
1247 |
rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 1); //w 4 11 11 1 |
|
1248 |
rtl8169_write_gmii_reg_bit(ioaddr, 4, 11, 0); //w 4 11 11 0 |
|
1249 |
} |
|
1250 |
mdio_write(ioaddr, 0x1f, 0x0000); //w 31 2 0 0 |
|
1251 |
} |
|
1252 |
||
1253 |
static void rtl8169sb_hw_phy_config(void __iomem *ioaddr) |
|
1254 |
{
|
|
1255 |
struct phy_reg phy_reg_init[] = {
|
|
1256 |
{ 0x1f, 0x0002 },
|
|
1257 |
{ 0x01, 0x90d0 },
|
|
1258 |
{ 0x1f, 0x0000 }
|
|
1259 |
}; |
|
1260 |
||
1261 |
rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1262 |
} |
|
1263 |
||
1264 |
static void rtl8168cp_hw_phy_config(void __iomem *ioaddr) |
|
1265 |
{
|
|
1266 |
struct phy_reg phy_reg_init[] = {
|
|
1267 |
{ 0x1f, 0x0000 },
|
|
1268 |
{ 0x1d, 0x0f00 },
|
|
1269 |
{ 0x1f, 0x0002 },
|
|
1270 |
{ 0x0c, 0x1ec8 },
|
|
1271 |
{ 0x1f, 0x0000 }
|
|
1272 |
}; |
|
1273 |
||
1274 |
rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1275 |
} |
|
1276 |
||
1277 |
static void rtl8168c_hw_phy_config(void __iomem *ioaddr) |
|
1278 |
{
|
|
1279 |
struct phy_reg phy_reg_init[] = {
|
|
1280 |
{ 0x1f, 0x0001 },
|
|
1281 |
{ 0x12, 0x2300 },
|
|
1282 |
{ 0x1f, 0x0002 },
|
|
1283 |
{ 0x00, 0x88d4 },
|
|
1284 |
{ 0x01, 0x82b1 },
|
|
1285 |
{ 0x03, 0x7002 },
|
|
1286 |
{ 0x08, 0x9e30 },
|
|
1287 |
{ 0x09, 0x01f0 },
|
|
1288 |
{ 0x0a, 0x5500 },
|
|
1289 |
{ 0x0c, 0x00c8 },
|
|
1290 |
{ 0x1f, 0x0003 },
|
|
1291 |
{ 0x12, 0xc096 },
|
|
1292 |
{ 0x16, 0x000a },
|
|
1293 |
{ 0x1f, 0x0000 }
|
|
1294 |
}; |
|
1295 |
||
1296 |
rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1297 |
} |
|
1298 |
||
1299 |
static void rtl8168cx_hw_phy_config(void __iomem *ioaddr) |
|
1300 |
{
|
|
1301 |
struct phy_reg phy_reg_init[] = {
|
|
1302 |
{ 0x1f, 0x0000 },
|
|
1303 |
{ 0x12, 0x2300 },
|
|
1304 |
{ 0x1f, 0x0003 },
|
|
1305 |
{ 0x16, 0x0f0a },
|
|
1306 |
{ 0x1f, 0x0000 },
|
|
1307 |
{ 0x1f, 0x0002 },
|
|
1308 |
{ 0x0c, 0x7eb8 },
|
|
1309 |
{ 0x1f, 0x0000 }
|
|
1310 |
}; |
|
1311 |
||
1312 |
rtl_phy_write(ioaddr, phy_reg_init, ARRAY_SIZE(phy_reg_init)); |
|
1313 |
} |
|
1314 |
||
1315 |
static void rtl_hw_phy_config(struct net_device *dev) |
|
1316 |
{
|
|
1317 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1318 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1319 |
||
1320 |
rtl8169_print_mac_version(tp); |
|
1321 |
||
1322 |
switch (tp->mac_version) {
|
|
1323 |
case RTL_GIGA_MAC_VER_01: |
|
1324 |
break; |
|
1325 |
case RTL_GIGA_MAC_VER_02: |
|
1326 |
case RTL_GIGA_MAC_VER_03: |
|
1327 |
rtl8169s_hw_phy_config(ioaddr); |
|
1328 |
break; |
|
1329 |
case RTL_GIGA_MAC_VER_04: |
|
1330 |
rtl8169sb_hw_phy_config(ioaddr); |
|
1331 |
break; |
|
1332 |
case RTL_GIGA_MAC_VER_18: |
|
1333 |
rtl8168cp_hw_phy_config(ioaddr); |
|
1334 |
break; |
|
1335 |
case RTL_GIGA_MAC_VER_19: |
|
1336 |
rtl8168c_hw_phy_config(ioaddr); |
|
1337 |
break; |
|
1338 |
case RTL_GIGA_MAC_VER_20: |
|
1339 |
rtl8168cx_hw_phy_config(ioaddr); |
|
1340 |
break; |
|
1341 |
default: |
|
1342 |
break; |
|
1343 |
} |
|
1344 |
} |
|
1345 |
||
1346 |
static void rtl8169_phy_timer(unsigned long __opaque) |
|
1347 |
{
|
|
1348 |
struct net_device *dev = (struct net_device *)__opaque; |
|
1349 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1350 |
struct timer_list *timer = &tp->timer; |
|
1351 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1352 |
unsigned long timeout = RTL8169_PHY_TIMEOUT; |
|
1353 |
||
1354 |
assert(tp->mac_version > RTL_GIGA_MAC_VER_01); |
|
1355 |
||
1356 |
if (!(tp->phy_1000_ctrl_reg & ADVERTISE_1000FULL)) |
|
1357 |
return; |
|
1358 |
||
1359 |
if (!tp->ecdev) |
|
1360 |
spin_lock_irq(&tp->lock); |
|
1361 |
||
1362 |
if (tp->phy_reset_pending(ioaddr)) {
|
|
1363 |
/* |
|
1364 |
* A busy loop could burn quite a few cycles on nowadays CPU. |
|
1365 |
* Let's delay the execution of the timer for a few ticks. |
|
1366 |
*/ |
|
1367 |
timeout = HZ/10; |
|
1368 |
goto out_mod_timer; |
|
1369 |
} |
|
1370 |
||
1371 |
if (tp->link_ok(ioaddr)) |
|
1372 |
goto out_unlock; |
|
1373 |
||
1374 |
if (netif_msg_link(tp)) |
|
1375 |
printk(KERN_WARNING "%s: PHY reset until link up\n", dev->name); |
|
1376 |
||
1377 |
tp->phy_reset_enable(ioaddr); |
|
1378 |
||
1379 |
out_mod_timer: |
|
1380 |
if (!tp->ecdev) |
|
1381 |
mod_timer(timer, jiffies + timeout); |
|
1382 |
out_unlock: |
|
1383 |
if (!tp->ecdev) |
|
1384 |
spin_unlock_irq(&tp->lock); |
|
1385 |
} |
|
1386 |
||
1387 |
static inline void rtl8169_delete_timer(struct net_device *dev) |
|
1388 |
{
|
|
1389 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1390 |
struct timer_list *timer = &tp->timer; |
|
1391 |
||
1392 |
if (tp->ecdev || tp->mac_version <= RTL_GIGA_MAC_VER_01) |
|
1393 |
return; |
|
1394 |
||
1395 |
del_timer_sync(timer); |
|
1396 |
} |
|
1397 |
||
1398 |
static inline void rtl8169_request_timer(struct net_device *dev) |
|
1399 |
{
|
|
1400 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1401 |
struct timer_list *timer = &tp->timer; |
|
1402 |
||
1403 |
if (tp->ecdev || tp->mac_version <= RTL_GIGA_MAC_VER_01) |
|
1404 |
return; |
|
1405 |
||
1406 |
mod_timer(timer, jiffies + RTL8169_PHY_TIMEOUT); |
|
1407 |
} |
|
1408 |
||
1409 |
static void ec_poll(struct net_device *dev) |
|
1410 |
{
|
|
1411 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1412 |
struct pci_dev *pdev = tp->pci_dev; |
|
1413 |
||
1414 |
rtl8169_interrupt(pdev->irq, dev); |
|
1415 |
||
1416 |
if (jiffies - tp->ec_watchdog_jiffies >= 2 * HZ) {
|
|
1417 |
rtl8169_phy_timer((unsigned long) dev); |
|
1418 |
tp->ec_watchdog_jiffies = jiffies; |
|
1419 |
} |
|
1420 |
} |
|
1421 |
||
1422 |
#ifdef CONFIG_NET_POLL_CONTROLLER |
|
1423 |
/* |
|
1424 |
* Polling 'interrupt' - used by things like netconsole to send skbs |
|
1425 |
* without having to re-enable interrupts. It's not called while |
|
1426 |
* the interrupt routine is executing. |
|
1427 |
*/ |
|
1428 |
static void rtl8169_netpoll(struct net_device *dev) |
|
1429 |
{
|
|
1430 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1431 |
struct pci_dev *pdev = tp->pci_dev; |
|
1432 |
||
1433 |
disable_irq(pdev->irq); |
|
1434 |
rtl8169_interrupt(pdev->irq, dev); |
|
1435 |
enable_irq(pdev->irq); |
|
1436 |
} |
|
1437 |
#endif |
|
1438 |
||
1439 |
static void rtl8169_release_board(struct pci_dev *pdev, struct net_device *dev, |
|
1440 |
void __iomem *ioaddr) |
|
1441 |
{
|
|
1442 |
iounmap(ioaddr); |
|
1443 |
pci_release_regions(pdev); |
|
1444 |
pci_disable_device(pdev); |
|
1445 |
free_netdev(dev); |
|
1446 |
} |
|
1447 |
||
1448 |
static void rtl8169_phy_reset(struct net_device *dev, |
|
1449 |
struct rtl8169_private *tp) |
|
1450 |
{
|
|
1451 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1452 |
unsigned int i; |
|
1453 |
||
1454 |
tp->phy_reset_enable(ioaddr); |
|
1455 |
for (i = 0; i < 100; i++) {
|
|
1456 |
if (!tp->phy_reset_pending(ioaddr)) |
|
1457 |
return; |
|
1458 |
msleep(1); |
|
1459 |
} |
|
1460 |
if (netif_msg_link(tp)) |
|
1461 |
printk(KERN_ERR "%s: PHY reset failed.\n", dev->name); |
|
1462 |
} |
|
1463 |
||
1464 |
static void rtl8169_init_phy(struct net_device *dev, struct rtl8169_private *tp) |
|
1465 |
{
|
|
1466 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1467 |
||
1468 |
rtl_hw_phy_config(dev); |
|
1469 |
||
1470 |
dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
|
|
1471 |
RTL_W8(0x82, 0x01); |
|
1472 |
||
1473 |
pci_write_config_byte(tp->pci_dev, PCI_LATENCY_TIMER, 0x40); |
|
1474 |
||
1475 |
if (tp->mac_version <= RTL_GIGA_MAC_VER_06) |
|
1476 |
pci_write_config_byte(tp->pci_dev, PCI_CACHE_LINE_SIZE, 0x08); |
|
1477 |
||
1478 |
if (tp->mac_version == RTL_GIGA_MAC_VER_02) {
|
|
1479 |
dprintk("Set MAC Reg C+CR Offset 0x82h = 0x01h\n");
|
|
1480 |
RTL_W8(0x82, 0x01); |
|
1481 |
dprintk("Set PHY Reg 0x0bh = 0x00h\n");
|
|
1482 |
mdio_write(ioaddr, 0x0b, 0x0000); //w 0x0b 15 0 0 |
|
1483 |
} |
|
1484 |
||
1485 |
rtl8169_phy_reset(dev, tp); |
|
1486 |
||
1487 |
/* |
|
1488 |
* rtl8169_set_speed_xmii takes good care of the Fast Ethernet |
|
1489 |
* only 8101. Don't panic. |
|
1490 |
*/ |
|
1491 |
rtl8169_set_speed(dev, AUTONEG_ENABLE, SPEED_1000, DUPLEX_FULL); |
|
1492 |
||
1493 |
if ((RTL_R8(PHYstatus) & TBI_Enable) && netif_msg_link(tp)) |
|
1494 |
printk(KERN_INFO PFX "%s: TBI auto-negotiating\n", dev->name); |
|
1495 |
} |
|
1496 |
||
1497 |
static void rtl_rar_set(struct rtl8169_private *tp, u8 *addr) |
|
1498 |
{
|
|
1499 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1500 |
u32 high; |
|
1501 |
u32 low; |
|
1502 |
||
1503 |
low = addr[0] | (addr[1] << 8) | (addr[2] << 16) | (addr[3] << 24); |
|
1504 |
high = addr[4] | (addr[5] << 8); |
|
1505 |
||
1506 |
spin_lock_irq(&tp->lock); |
|
1507 |
||
1508 |
RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
1509 |
RTL_W32(MAC0, low); |
|
1510 |
RTL_W32(MAC4, high); |
|
1511 |
RTL_W8(Cfg9346, Cfg9346_Lock); |
|
1512 |
||
1513 |
spin_unlock_irq(&tp->lock); |
|
1514 |
} |
|
1515 |
||
1516 |
static int rtl_set_mac_address(struct net_device *dev, void *p) |
|
1517 |
{
|
|
1518 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1519 |
struct sockaddr *addr = p; |
|
1520 |
||
1521 |
if (!is_valid_ether_addr(addr->sa_data)) |
|
1522 |
return -EADDRNOTAVAIL; |
|
1523 |
||
1524 |
memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); |
|
1525 |
||
1526 |
rtl_rar_set(tp, dev->dev_addr); |
|
1527 |
||
1528 |
return 0; |
|
1529 |
} |
|
1530 |
||
1531 |
static int rtl8169_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) |
|
1532 |
{
|
|
1533 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1534 |
struct mii_ioctl_data *data = if_mii(ifr); |
|
1535 |
||
1536 |
if (!netif_running(dev)) |
|
1537 |
return -ENODEV; |
|
1538 |
||
1539 |
switch (cmd) {
|
|
1540 |
case SIOCGMIIPHY: |
|
1541 |
data->phy_id = 32; /* Internal PHY */ |
|
1542 |
return 0; |
|
1543 |
||
1544 |
case SIOCGMIIREG: |
|
1545 |
data->val_out = mdio_read(tp->mmio_addr, data->reg_num & 0x1f); |
|
1546 |
return 0; |
|
1547 |
||
1548 |
case SIOCSMIIREG: |
|
1549 |
if (!capable(CAP_NET_ADMIN)) |
|
1550 |
return -EPERM; |
|
1551 |
mdio_write(tp->mmio_addr, data->reg_num & 0x1f, data->val_in); |
|
1552 |
return 0; |
|
1553 |
} |
|
1554 |
return -EOPNOTSUPP; |
|
1555 |
} |
|
1556 |
||
1557 |
static const struct rtl_cfg_info {
|
|
1558 |
void (*hw_start)(struct net_device *); |
|
1559 |
unsigned int region; |
|
1560 |
unsigned int align; |
|
1561 |
u16 intr_event; |
|
1562 |
u16 napi_event; |
|
1563 |
unsigned msi; |
|
1564 |
} rtl_cfg_infos [] = {
|
|
1565 |
[RTL_CFG_0] = {
|
|
1566 |
.hw_start = rtl_hw_start_8169, |
|
1567 |
.region = 1, |
|
1568 |
.align = 0, |
|
1569 |
.intr_event = SYSErr | LinkChg | RxOverflow | |
|
1570 |
RxFIFOOver | TxErr | TxOK | RxOK | RxErr, |
|
1571 |
.napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow, |
|
1572 |
.msi = 0 |
|
1573 |
}, |
|
1574 |
[RTL_CFG_1] = {
|
|
1575 |
.hw_start = rtl_hw_start_8168, |
|
1576 |
.region = 2, |
|
1577 |
.align = 8, |
|
1578 |
.intr_event = SYSErr | LinkChg | RxOverflow | |
|
1579 |
TxErr | TxOK | RxOK | RxErr, |
|
1580 |
.napi_event = TxErr | TxOK | RxOK | RxOverflow, |
|
1581 |
.msi = RTL_FEATURE_MSI |
|
1582 |
}, |
|
1583 |
[RTL_CFG_2] = {
|
|
1584 |
.hw_start = rtl_hw_start_8101, |
|
1585 |
.region = 2, |
|
1586 |
.align = 8, |
|
1587 |
.intr_event = SYSErr | LinkChg | RxOverflow | PCSTimeout | |
|
1588 |
RxFIFOOver | TxErr | TxOK | RxOK | RxErr, |
|
1589 |
.napi_event = RxFIFOOver | TxErr | TxOK | RxOK | RxOverflow, |
|
1590 |
.msi = RTL_FEATURE_MSI |
|
1591 |
} |
|
1592 |
}; |
|
1593 |
||
1594 |
/* Cfg9346_Unlock assumed. */ |
|
1595 |
static unsigned rtl_try_msi(struct pci_dev *pdev, void __iomem *ioaddr, |
|
1596 |
const struct rtl_cfg_info *cfg) |
|
1597 |
{
|
|
1598 |
unsigned msi = 0; |
|
1599 |
u8 cfg2; |
|
1600 |
||
1601 |
cfg2 = RTL_R8(Config2) & ~MSIEnable; |
|
1602 |
if (cfg->msi) {
|
|
1603 |
if (pci_enable_msi(pdev)) {
|
|
1604 |
dev_info(&pdev->dev, "no MSI. Back to INTx.\n"); |
|
1605 |
} else {
|
|
1606 |
cfg2 |= MSIEnable; |
|
1607 |
msi = RTL_FEATURE_MSI; |
|
1608 |
} |
|
1609 |
} |
|
1610 |
RTL_W8(Config2, cfg2); |
|
1611 |
return msi; |
|
1612 |
} |
|
1613 |
||
1614 |
static void rtl_disable_msi(struct pci_dev *pdev, struct rtl8169_private *tp) |
|
1615 |
{
|
|
1616 |
if (tp->features & RTL_FEATURE_MSI) {
|
|
1617 |
pci_disable_msi(pdev); |
|
1618 |
tp->features &= ~RTL_FEATURE_MSI; |
|
1619 |
} |
|
1620 |
} |
|
1621 |
||
1622 |
static int __devinit |
|
1623 |
rtl8169_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) |
|
1624 |
{
|
|
1625 |
const struct rtl_cfg_info *cfg = rtl_cfg_infos + ent->driver_data; |
|
1626 |
const unsigned int region = cfg->region; |
|
1627 |
struct rtl8169_private *tp; |
|
1628 |
struct net_device *dev; |
|
1629 |
void __iomem *ioaddr; |
|
1630 |
unsigned int i; |
|
1631 |
int rc; |
|
1632 |
||
1633 |
if (netif_msg_drv(&debug)) {
|
|
1634 |
printk(KERN_INFO "%s Gigabit Ethernet driver %s loaded\n", |
|
1635 |
MODULENAME, RTL8169_VERSION); |
|
1636 |
} |
|
1637 |
||
1638 |
dev = alloc_etherdev(sizeof (*tp)); |
|
1639 |
if (!dev) {
|
|
1640 |
if (netif_msg_drv(&debug)) |
|
1641 |
dev_err(&pdev->dev, "unable to alloc new ethernet\n"); |
|
1642 |
rc = -ENOMEM; |
|
1643 |
goto out; |
|
1644 |
} |
|
1645 |
||
1646 |
SET_NETDEV_DEV(dev, &pdev->dev); |
|
1647 |
tp = netdev_priv(dev); |
|
1648 |
tp->dev = dev; |
|
1649 |
tp->msg_enable = netif_msg_init(debug.msg_enable, R8169_MSG_DEFAULT); |
|
1650 |
||
1651 |
/* enable device (incl. PCI PM wakeup and hotplug setup) */ |
|
1652 |
rc = pci_enable_device(pdev); |
|
1653 |
if (rc < 0) {
|
|
1654 |
if (netif_msg_probe(tp)) |
|
1655 |
dev_err(&pdev->dev, "enable failure\n"); |
|
1656 |
goto err_out_free_dev_1; |
|
1657 |
} |
|
1658 |
||
1659 |
rc = pci_set_mwi(pdev); |
|
1660 |
if (rc < 0) |
|
1661 |
goto err_out_disable_2; |
|
1662 |
||
1663 |
/* make sure PCI base addr 1 is MMIO */ |
|
1664 |
if (!(pci_resource_flags(pdev, region) & IORESOURCE_MEM)) {
|
|
1665 |
if (netif_msg_probe(tp)) {
|
|
1666 |
dev_err(&pdev->dev, |
|
1667 |
"region #%d not an MMIO resource, aborting\n", |
|
1668 |
region); |
|
1669 |
} |
|
1670 |
rc = -ENODEV; |
|
1671 |
goto err_out_mwi_3; |
|
1672 |
} |
|
1673 |
||
1674 |
/* check for weird/broken PCI region reporting */ |
|
1675 |
if (pci_resource_len(pdev, region) < R8169_REGS_SIZE) {
|
|
1676 |
if (netif_msg_probe(tp)) {
|
|
1677 |
dev_err(&pdev->dev, |
|
1678 |
"Invalid PCI region size(s), aborting\n"); |
|
1679 |
} |
|
1680 |
rc = -ENODEV; |
|
1681 |
goto err_out_mwi_3; |
|
1682 |
} |
|
1683 |
||
1684 |
rc = pci_request_regions(pdev, MODULENAME); |
|
1685 |
if (rc < 0) {
|
|
1686 |
if (netif_msg_probe(tp)) |
|
1687 |
dev_err(&pdev->dev, "could not request regions.\n"); |
|
1688 |
goto err_out_mwi_3; |
|
1689 |
} |
|
1690 |
||
1691 |
tp->cp_cmd = PCIMulRW | RxChkSum; |
|
1692 |
||
1693 |
if ((sizeof(dma_addr_t) > 4) && |
|
1694 |
!pci_set_dma_mask(pdev, DMA_64BIT_MASK) && use_dac) {
|
|
1695 |
tp->cp_cmd |= PCIDAC; |
|
1696 |
dev->features |= NETIF_F_HIGHDMA; |
|
1697 |
} else {
|
|
1698 |
rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK); |
|
1699 |
if (rc < 0) {
|
|
1700 |
if (netif_msg_probe(tp)) {
|
|
1701 |
dev_err(&pdev->dev, |
|
1702 |
"DMA configuration failed.\n"); |
|
1703 |
} |
|
1704 |
goto err_out_free_res_4; |
|
1705 |
} |
|
1706 |
} |
|
1707 |
||
1708 |
pci_set_master(pdev); |
|
1709 |
||
1710 |
/* ioremap MMIO region */ |
|
1711 |
ioaddr = ioremap(pci_resource_start(pdev, region), R8169_REGS_SIZE); |
|
1712 |
if (!ioaddr) {
|
|
1713 |
if (netif_msg_probe(tp)) |
|
1714 |
dev_err(&pdev->dev, "cannot remap MMIO, aborting\n"); |
|
1715 |
rc = -EIO; |
|
1716 |
goto err_out_free_res_4; |
|
1717 |
} |
|
1718 |
||
1719 |
/* Unneeded ? Don't mess with Mrs. Murphy. */ |
|
1720 |
rtl8169_irq_mask_and_ack(ioaddr); |
|
1721 |
||
1722 |
/* Soft reset the chip. */ |
|
1723 |
RTL_W8(ChipCmd, CmdReset); |
|
1724 |
||
1725 |
/* Check that the chip has finished the reset. */ |
|
1726 |
for (i = 0; i < 100; i++) {
|
|
1727 |
if ((RTL_R8(ChipCmd) & CmdReset) == 0) |
|
1728 |
break; |
|
1729 |
msleep_interruptible(1); |
|
1730 |
} |
|
1731 |
||
1732 |
/* Identify chip attached to board */ |
|
1733 |
rtl8169_get_mac_version(tp, ioaddr); |
|
1734 |
||
1735 |
rtl8169_print_mac_version(tp); |
|
1736 |
||
1737 |
for (i = ARRAY_SIZE(rtl_chip_info) - 1; i >= 0; i--) {
|
|
1738 |
if (tp->mac_version == rtl_chip_info[i].mac_version) |
|
1739 |
break; |
|
1740 |
} |
|
1741 |
if (i < 0) {
|
|
1742 |
/* Unknown chip: assume array element #0, original RTL-8169 */ |
|
1743 |
if (netif_msg_probe(tp)) {
|
|
1744 |
dev_printk(KERN_DEBUG, &pdev->dev, |
|
1745 |
"unknown chip version, assuming %s\n", |
|
1746 |
rtl_chip_info[0].name); |
|
1747 |
} |
|
1748 |
i++; |
|
1749 |
} |
|
1750 |
tp->chipset = i; |
|
1751 |
||
1752 |
RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
1753 |
RTL_W8(Config1, RTL_R8(Config1) | PMEnable); |
|
1754 |
RTL_W8(Config5, RTL_R8(Config5) & PMEStatus); |
|
1755 |
tp->features |= rtl_try_msi(pdev, ioaddr, cfg); |
|
1756 |
RTL_W8(Cfg9346, Cfg9346_Lock); |
|
1757 |
||
1758 |
if ((tp->mac_version <= RTL_GIGA_MAC_VER_06) && |
|
1759 |
(RTL_R8(PHYstatus) & TBI_Enable)) {
|
|
1760 |
tp->set_speed = rtl8169_set_speed_tbi; |
|
1761 |
tp->get_settings = rtl8169_gset_tbi; |
|
1762 |
tp->phy_reset_enable = rtl8169_tbi_reset_enable; |
|
1763 |
tp->phy_reset_pending = rtl8169_tbi_reset_pending; |
|
1764 |
tp->link_ok = rtl8169_tbi_link_ok; |
|
1765 |
||
1766 |
tp->phy_1000_ctrl_reg = ADVERTISE_1000FULL; /* Implied by TBI */ |
|
1767 |
} else {
|
|
1768 |
tp->set_speed = rtl8169_set_speed_xmii; |
|
1769 |
tp->get_settings = rtl8169_gset_xmii; |
|
1770 |
tp->phy_reset_enable = rtl8169_xmii_reset_enable; |
|
1771 |
tp->phy_reset_pending = rtl8169_xmii_reset_pending; |
|
1772 |
tp->link_ok = rtl8169_xmii_link_ok; |
|
1773 |
||
1774 |
dev->do_ioctl = rtl8169_ioctl; |
|
1775 |
} |
|
1776 |
||
1777 |
/* Get MAC address. FIXME: read EEPROM */ |
|
1778 |
for (i = 0; i < MAC_ADDR_LEN; i++) |
|
1779 |
dev->dev_addr[i] = RTL_R8(MAC0 + i); |
|
1780 |
memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len); |
|
1781 |
||
1782 |
dev->open = rtl8169_open; |
|
1783 |
dev->hard_start_xmit = rtl8169_start_xmit; |
|
1784 |
dev->get_stats = rtl8169_get_stats; |
|
1785 |
SET_ETHTOOL_OPS(dev, &rtl8169_ethtool_ops); |
|
1786 |
dev->stop = rtl8169_close; |
|
1787 |
dev->tx_timeout = rtl8169_tx_timeout; |
|
1788 |
dev->set_multicast_list = rtl_set_rx_mode; |
|
1789 |
dev->watchdog_timeo = RTL8169_TX_TIMEOUT; |
|
1790 |
dev->irq = pdev->irq; |
|
1791 |
dev->base_addr = (unsigned long) ioaddr; |
|
1792 |
dev->change_mtu = rtl8169_change_mtu; |
|
1793 |
dev->set_mac_address = rtl_set_mac_address; |
|
1794 |
||
1795 |
#ifdef CONFIG_R8169_NAPI |
|
1796 |
netif_napi_add(dev, &tp->napi, rtl8169_poll, R8169_NAPI_WEIGHT); |
|
1797 |
#endif |
|
1798 |
||
1799 |
#ifdef CONFIG_R8169_VLAN |
|
1800 |
dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX; |
|
1801 |
dev->vlan_rx_register = rtl8169_vlan_rx_register; |
|
1802 |
#endif |
|
1803 |
||
1804 |
#ifdef CONFIG_NET_POLL_CONTROLLER |
|
1805 |
dev->poll_controller = rtl8169_netpoll; |
|
1806 |
#endif |
|
1807 |
||
1808 |
tp->intr_mask = 0xffff; |
|
1809 |
tp->pci_dev = pdev; |
|
1810 |
tp->mmio_addr = ioaddr; |
|
1811 |
tp->align = cfg->align; |
|
1812 |
tp->hw_start = cfg->hw_start; |
|
1813 |
tp->intr_event = cfg->intr_event; |
|
1814 |
tp->napi_event = cfg->napi_event; |
|
1815 |
||
1816 |
init_timer(&tp->timer); |
|
1817 |
tp->timer.data = (unsigned long) dev; |
|
1818 |
tp->timer.function = rtl8169_phy_timer; |
|
1819 |
||
1820 |
spin_lock_init(&tp->lock); |
|
1821 |
||
1822 |
// offer device to EtherCAT master module |
|
1823 |
tp->ecdev = ecdev_offer(dev, ec_poll, THIS_MODULE); |
|
1824 |
||
1825 |
if (!tp->ecdev) {
|
|
1826 |
rc = register_netdev(dev); |
|
1827 |
if (rc < 0) |
|
1828 |
goto err_out_msi_5; |
|
1829 |
} |
|
1830 |
||
1831 |
pci_set_drvdata(pdev, dev); |
|
1832 |
||
1833 |
if (netif_msg_probe(tp)) {
|
|
1834 |
u32 xid = RTL_R32(TxConfig) & 0x7cf0f8ff; |
|
1835 |
||
1836 |
printk(KERN_INFO "%s: %s at 0x%lx, " |
|
1837 |
"%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, " |
|
1838 |
"XID %08x IRQ %d\n", |
|
1839 |
dev->name, |
|
1840 |
rtl_chip_info[tp->chipset].name, |
|
1841 |
dev->base_addr, |
|
1842 |
dev->dev_addr[0], dev->dev_addr[1], |
|
1843 |
dev->dev_addr[2], dev->dev_addr[3], |
|
1844 |
dev->dev_addr[4], dev->dev_addr[5], xid, dev->irq); |
|
1845 |
} |
|
1846 |
||
1847 |
rtl8169_init_phy(dev, tp); |
|
1848 |
||
|
2582
87e502828b3f
Use return value of ecdev_open(); thanks to Patrick Bruenn.
Florian Pose <fp@igh-essen.com>
parents:
2251
diff
changeset
|
1849 |
if (tp->ecdev) {
|
|
87e502828b3f
Use return value of ecdev_open(); thanks to Patrick Bruenn.
Florian Pose <fp@igh-essen.com>
parents:
2251
diff
changeset
|
1850 |
rc = ecdev_open(tp->ecdev); |
|
87e502828b3f
Use return value of ecdev_open(); thanks to Patrick Bruenn.
Florian Pose <fp@igh-essen.com>
parents:
2251
diff
changeset
|
1851 |
if (rc) {
|
|
87e502828b3f
Use return value of ecdev_open(); thanks to Patrick Bruenn.
Florian Pose <fp@igh-essen.com>
parents:
2251
diff
changeset
|
1852 |
ecdev_withdraw(tp->ecdev); |
|
87e502828b3f
Use return value of ecdev_open(); thanks to Patrick Bruenn.
Florian Pose <fp@igh-essen.com>
parents:
2251
diff
changeset
|
1853 |
goto err_out_msi_5; |
|
87e502828b3f
Use return value of ecdev_open(); thanks to Patrick Bruenn.
Florian Pose <fp@igh-essen.com>
parents:
2251
diff
changeset
|
1854 |
} |
| 1353 | 1855 |
} |
1856 |
||
1857 |
out: |
|
1858 |
return rc; |
|
1859 |
||
1860 |
err_out_msi_5: |
|
1861 |
rtl_disable_msi(pdev, tp); |
|
1862 |
iounmap(ioaddr); |
|
1863 |
err_out_free_res_4: |
|
1864 |
pci_release_regions(pdev); |
|
1865 |
err_out_mwi_3: |
|
1866 |
pci_clear_mwi(pdev); |
|
1867 |
err_out_disable_2: |
|
1868 |
pci_disable_device(pdev); |
|
1869 |
err_out_free_dev_1: |
|
1870 |
free_netdev(dev); |
|
1871 |
goto out; |
|
1872 |
} |
|
1873 |
||
1874 |
static void __devexit rtl8169_remove_one(struct pci_dev *pdev) |
|
1875 |
{
|
|
1876 |
struct net_device *dev = pci_get_drvdata(pdev); |
|
1877 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1878 |
||
1879 |
flush_scheduled_work(); |
|
1880 |
||
1881 |
if (tp->ecdev) {
|
|
1882 |
ecdev_close(tp->ecdev); |
|
1883 |
ecdev_withdraw(tp->ecdev); |
|
1884 |
} else {
|
|
1885 |
unregister_netdev(dev); |
|
1886 |
} |
|
1887 |
rtl_disable_msi(pdev, tp); |
|
1888 |
rtl8169_release_board(pdev, dev, tp->mmio_addr); |
|
1889 |
pci_set_drvdata(pdev, NULL); |
|
1890 |
} |
|
1891 |
||
1892 |
static void rtl8169_set_rxbufsize(struct rtl8169_private *tp, |
|
1893 |
struct net_device *dev) |
|
1894 |
{
|
|
1895 |
unsigned int mtu = dev->mtu; |
|
1896 |
||
1897 |
tp->rx_buf_sz = (mtu > RX_BUF_SIZE) ? mtu + ETH_HLEN + 8 : RX_BUF_SIZE; |
|
1898 |
} |
|
1899 |
||
1900 |
static int rtl8169_open(struct net_device *dev) |
|
1901 |
{
|
|
1902 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1903 |
struct pci_dev *pdev = tp->pci_dev; |
|
1904 |
int retval = -ENOMEM; |
|
1905 |
||
1906 |
||
1907 |
rtl8169_set_rxbufsize(tp, dev); |
|
1908 |
||
1909 |
/* |
|
1910 |
* Rx and Tx desscriptors needs 256 bytes alignment. |
|
1911 |
* pci_alloc_consistent provides more. |
|
1912 |
*/ |
|
1913 |
tp->TxDescArray = pci_alloc_consistent(pdev, R8169_TX_RING_BYTES, |
|
1914 |
&tp->TxPhyAddr); |
|
1915 |
if (!tp->TxDescArray) |
|
1916 |
goto out; |
|
1917 |
||
1918 |
tp->RxDescArray = pci_alloc_consistent(pdev, R8169_RX_RING_BYTES, |
|
1919 |
&tp->RxPhyAddr); |
|
1920 |
if (!tp->RxDescArray) |
|
1921 |
goto err_free_tx_0; |
|
1922 |
||
1923 |
retval = rtl8169_init_ring(dev); |
|
1924 |
if (retval < 0) |
|
1925 |
goto err_free_rx_1; |
|
1926 |
||
1927 |
INIT_DELAYED_WORK(&tp->task, NULL); |
|
1928 |
||
1929 |
smp_mb(); |
|
1930 |
||
1931 |
if (!tp->ecdev) {
|
|
1932 |
retval = request_irq(dev->irq, rtl8169_interrupt, |
|
1933 |
(tp->features & RTL_FEATURE_MSI) ? 0 : IRQF_SHARED, |
|
1934 |
dev->name, dev); |
|
1935 |
if (retval < 0) |
|
1936 |
goto err_release_ring_2; |
|
1937 |
||
1938 |
#ifdef CONFIG_R8169_NAPI |
|
1939 |
napi_enable(&tp->napi); |
|
1940 |
#endif |
|
1941 |
} |
|
1942 |
||
1943 |
rtl_hw_start(dev); |
|
1944 |
||
1945 |
rtl8169_request_timer(dev); |
|
1946 |
||
1947 |
rtl8169_check_link_status(dev, tp, tp->mmio_addr); |
|
1948 |
out: |
|
1949 |
return retval; |
|
1950 |
||
1951 |
err_release_ring_2: |
|
1952 |
rtl8169_rx_clear(tp); |
|
1953 |
err_free_rx_1: |
|
1954 |
pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray, |
|
1955 |
tp->RxPhyAddr); |
|
1956 |
err_free_tx_0: |
|
1957 |
pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray, |
|
1958 |
tp->TxPhyAddr); |
|
1959 |
goto out; |
|
1960 |
} |
|
1961 |
||
1962 |
static void rtl8169_hw_reset(void __iomem *ioaddr) |
|
1963 |
{
|
|
1964 |
/* Disable interrupts */ |
|
1965 |
rtl8169_irq_mask_and_ack(ioaddr); |
|
1966 |
||
1967 |
/* Reset the chipset */ |
|
1968 |
RTL_W8(ChipCmd, CmdReset); |
|
1969 |
||
1970 |
/* PCI commit */ |
|
1971 |
RTL_R8(ChipCmd); |
|
1972 |
} |
|
1973 |
||
1974 |
static void rtl_set_rx_tx_config_registers(struct rtl8169_private *tp) |
|
1975 |
{
|
|
1976 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1977 |
u32 cfg = rtl8169_rx_config; |
|
1978 |
||
1979 |
cfg |= (RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask); |
|
1980 |
RTL_W32(RxConfig, cfg); |
|
1981 |
||
1982 |
/* Set DMA burst size and Interframe Gap Time */ |
|
1983 |
RTL_W32(TxConfig, (TX_DMA_BURST << TxDMAShift) | |
|
1984 |
(InterFrameGap << TxInterFrameGapShift)); |
|
1985 |
} |
|
1986 |
||
1987 |
static void rtl_hw_start(struct net_device *dev) |
|
1988 |
{
|
|
1989 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
1990 |
void __iomem *ioaddr = tp->mmio_addr; |
|
1991 |
unsigned int i; |
|
1992 |
||
1993 |
/* Soft reset the chip. */ |
|
1994 |
RTL_W8(ChipCmd, CmdReset); |
|
1995 |
||
1996 |
/* Check that the chip has finished the reset. */ |
|
1997 |
for (i = 0; i < 100; i++) {
|
|
1998 |
if ((RTL_R8(ChipCmd) & CmdReset) == 0) |
|
1999 |
break; |
|
2000 |
msleep_interruptible(1); |
|
2001 |
} |
|
2002 |
||
2003 |
tp->hw_start(dev); |
|
2004 |
||
2005 |
if (!tp->ecdev) |
|
2006 |
netif_start_queue(dev); |
|
2007 |
} |
|
2008 |
||
2009 |
||
2010 |
static void rtl_set_rx_tx_desc_registers(struct rtl8169_private *tp, |
|
2011 |
void __iomem *ioaddr) |
|
2012 |
{
|
|
2013 |
/* |
|
2014 |
* Magic spell: some iop3xx ARM board needs the TxDescAddrHigh |
|
2015 |
* register to be written before TxDescAddrLow to work. |
|
2016 |
* Switching from MMIO to I/O access fixes the issue as well. |
|
2017 |
*/ |
|
2018 |
RTL_W32(TxDescStartAddrHigh, ((u64) tp->TxPhyAddr) >> 32); |
|
2019 |
RTL_W32(TxDescStartAddrLow, ((u64) tp->TxPhyAddr) & DMA_32BIT_MASK); |
|
2020 |
RTL_W32(RxDescAddrHigh, ((u64) tp->RxPhyAddr) >> 32); |
|
2021 |
RTL_W32(RxDescAddrLow, ((u64) tp->RxPhyAddr) & DMA_32BIT_MASK); |
|
2022 |
} |
|
2023 |
||
2024 |
static u16 rtl_rw_cpluscmd(void __iomem *ioaddr) |
|
2025 |
{
|
|
2026 |
u16 cmd; |
|
2027 |
||
2028 |
cmd = RTL_R16(CPlusCmd); |
|
2029 |
RTL_W16(CPlusCmd, cmd); |
|
2030 |
return cmd; |
|
2031 |
} |
|
2032 |
||
2033 |
static void rtl_set_rx_max_size(void __iomem *ioaddr) |
|
2034 |
{
|
|
2035 |
/* Low hurts. Let's disable the filtering. */ |
|
2036 |
RTL_W16(RxMaxSize, 16383); |
|
2037 |
} |
|
2038 |
||
2039 |
static void rtl8169_set_magic_reg(void __iomem *ioaddr, unsigned mac_version) |
|
2040 |
{
|
|
2041 |
struct {
|
|
2042 |
u32 mac_version; |
|
2043 |
u32 clk; |
|
2044 |
u32 val; |
|
2045 |
} cfg2_info [] = {
|
|
2046 |
{ RTL_GIGA_MAC_VER_05, PCI_Clock_33MHz, 0x000fff00 }, // 8110SCd
|
|
2047 |
{ RTL_GIGA_MAC_VER_05, PCI_Clock_66MHz, 0x000fffff },
|
|
2048 |
{ RTL_GIGA_MAC_VER_06, PCI_Clock_33MHz, 0x00ffff00 }, // 8110SCe
|
|
2049 |
{ RTL_GIGA_MAC_VER_06, PCI_Clock_66MHz, 0x00ffffff }
|
|
2050 |
}, *p = cfg2_info; |
|
2051 |
unsigned int i; |
|
2052 |
u32 clk; |
|
2053 |
||
2054 |
clk = RTL_R8(Config2) & PCI_Clock_66MHz; |
|
2055 |
for (i = 0; i < ARRAY_SIZE(cfg2_info); i++, p++) {
|
|
2056 |
if ((p->mac_version == mac_version) && (p->clk == clk)) {
|
|
2057 |
RTL_W32(0x7c, p->val); |
|
2058 |
break; |
|
2059 |
} |
|
2060 |
} |
|
2061 |
} |
|
2062 |
||
2063 |
static void rtl_hw_start_8169(struct net_device *dev) |
|
2064 |
{
|
|
2065 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2066 |
void __iomem *ioaddr = tp->mmio_addr; |
|
2067 |
struct pci_dev *pdev = tp->pci_dev; |
|
2068 |
||
2069 |
if (tp->mac_version == RTL_GIGA_MAC_VER_05) {
|
|
2070 |
RTL_W16(CPlusCmd, RTL_R16(CPlusCmd) | PCIMulRW); |
|
2071 |
pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, 0x08); |
|
2072 |
} |
|
2073 |
||
2074 |
RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
2075 |
if ((tp->mac_version == RTL_GIGA_MAC_VER_01) || |
|
2076 |
(tp->mac_version == RTL_GIGA_MAC_VER_02) || |
|
2077 |
(tp->mac_version == RTL_GIGA_MAC_VER_03) || |
|
2078 |
(tp->mac_version == RTL_GIGA_MAC_VER_04)) |
|
2079 |
RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
2080 |
||
2081 |
RTL_W8(EarlyTxThres, EarlyTxThld); |
|
2082 |
||
2083 |
rtl_set_rx_max_size(ioaddr); |
|
2084 |
||
2085 |
if ((tp->mac_version == RTL_GIGA_MAC_VER_01) || |
|
2086 |
(tp->mac_version == RTL_GIGA_MAC_VER_02) || |
|
2087 |
(tp->mac_version == RTL_GIGA_MAC_VER_03) || |
|
2088 |
(tp->mac_version == RTL_GIGA_MAC_VER_04)) |
|
2089 |
rtl_set_rx_tx_config_registers(tp); |
|
2090 |
||
2091 |
tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW; |
|
2092 |
||
2093 |
if ((tp->mac_version == RTL_GIGA_MAC_VER_02) || |
|
2094 |
(tp->mac_version == RTL_GIGA_MAC_VER_03)) {
|
|
2095 |
dprintk("Set MAC Reg C+CR Offset 0xE0. "
|
|
2096 |
"Bit-3 and bit-14 MUST be 1\n"); |
|
2097 |
tp->cp_cmd |= (1 << 14); |
|
2098 |
} |
|
2099 |
||
2100 |
RTL_W16(CPlusCmd, tp->cp_cmd); |
|
2101 |
||
2102 |
rtl8169_set_magic_reg(ioaddr, tp->mac_version); |
|
2103 |
||
2104 |
/* |
|
2105 |
* Undocumented corner. Supposedly: |
|
2106 |
* (TxTimer << 12) | (TxPackets << 8) | (RxTimer << 4) | RxPackets |
|
2107 |
*/ |
|
2108 |
RTL_W16(IntrMitigate, 0x0000); |
|
2109 |
||
2110 |
rtl_set_rx_tx_desc_registers(tp, ioaddr); |
|
2111 |
||
2112 |
if ((tp->mac_version != RTL_GIGA_MAC_VER_01) && |
|
2113 |
(tp->mac_version != RTL_GIGA_MAC_VER_02) && |
|
2114 |
(tp->mac_version != RTL_GIGA_MAC_VER_03) && |
|
2115 |
(tp->mac_version != RTL_GIGA_MAC_VER_04)) {
|
|
2116 |
RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
2117 |
rtl_set_rx_tx_config_registers(tp); |
|
2118 |
} |
|
2119 |
||
2120 |
RTL_W8(Cfg9346, Cfg9346_Lock); |
|
2121 |
||
2122 |
/* Initially a 10 us delay. Turned it into a PCI commit. - FR */ |
|
2123 |
RTL_R8(IntrMask); |
|
2124 |
||
2125 |
RTL_W32(RxMissed, 0); |
|
2126 |
||
2127 |
rtl_set_rx_mode(dev); |
|
2128 |
||
2129 |
/* no early-rx interrupts */ |
|
2130 |
RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); |
|
2131 |
||
2132 |
/* Enable all known interrupts by setting the interrupt mask. */ |
|
2133 |
if (!tp->ecdev) |
|
2134 |
RTL_W16(IntrMask, tp->intr_event); |
|
2135 |
} |
|
2136 |
||
2137 |
static void rtl_hw_start_8168(struct net_device *dev) |
|
2138 |
{
|
|
2139 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2140 |
void __iomem *ioaddr = tp->mmio_addr; |
|
2141 |
struct pci_dev *pdev = tp->pci_dev; |
|
2142 |
u8 ctl; |
|
2143 |
||
2144 |
RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
2145 |
||
2146 |
RTL_W8(EarlyTxThres, EarlyTxThld); |
|
2147 |
||
2148 |
rtl_set_rx_max_size(ioaddr); |
|
2149 |
||
2150 |
rtl_set_rx_tx_config_registers(tp); |
|
2151 |
||
2152 |
tp->cp_cmd |= RTL_R16(CPlusCmd) | PktCntrDisable | INTT_1; |
|
2153 |
||
2154 |
RTL_W16(CPlusCmd, tp->cp_cmd); |
|
2155 |
||
2156 |
/* Tx performance tweak. */ |
|
2157 |
pci_read_config_byte(pdev, 0x69, &ctl); |
|
2158 |
ctl = (ctl & ~0x70) | 0x50; |
|
2159 |
pci_write_config_byte(pdev, 0x69, ctl); |
|
2160 |
||
2161 |
RTL_W16(IntrMitigate, 0x5151); |
|
2162 |
||
2163 |
/* Work around for RxFIFO overflow. */ |
|
2164 |
if (tp->mac_version == RTL_GIGA_MAC_VER_11) {
|
|
2165 |
tp->intr_event |= RxFIFOOver | PCSTimeout; |
|
2166 |
tp->intr_event &= ~RxOverflow; |
|
2167 |
} |
|
2168 |
||
2169 |
rtl_set_rx_tx_desc_registers(tp, ioaddr); |
|
2170 |
||
2171 |
RTL_W8(Cfg9346, Cfg9346_Lock); |
|
2172 |
||
2173 |
RTL_R8(IntrMask); |
|
2174 |
||
2175 |
RTL_W32(RxMissed, 0); |
|
2176 |
||
2177 |
rtl_set_rx_mode(dev); |
|
2178 |
||
2179 |
RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
2180 |
||
2181 |
RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xF000); |
|
2182 |
||
2183 |
if (!tp->ecdev) |
|
2184 |
RTL_W16(IntrMask, tp->intr_event); |
|
2185 |
} |
|
2186 |
||
2187 |
static void rtl_hw_start_8101(struct net_device *dev) |
|
2188 |
{
|
|
2189 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2190 |
void __iomem *ioaddr = tp->mmio_addr; |
|
2191 |
struct pci_dev *pdev = tp->pci_dev; |
|
2192 |
||
2193 |
if ((tp->mac_version == RTL_GIGA_MAC_VER_13) || |
|
2194 |
(tp->mac_version == RTL_GIGA_MAC_VER_16)) {
|
|
2195 |
pci_write_config_word(pdev, 0x68, 0x00); |
|
2196 |
pci_write_config_word(pdev, 0x69, 0x08); |
|
2197 |
} |
|
2198 |
||
2199 |
RTL_W8(Cfg9346, Cfg9346_Unlock); |
|
2200 |
||
2201 |
RTL_W8(EarlyTxThres, EarlyTxThld); |
|
2202 |
||
2203 |
rtl_set_rx_max_size(ioaddr); |
|
2204 |
||
2205 |
tp->cp_cmd |= rtl_rw_cpluscmd(ioaddr) | PCIMulRW; |
|
2206 |
||
2207 |
RTL_W16(CPlusCmd, tp->cp_cmd); |
|
2208 |
||
2209 |
RTL_W16(IntrMitigate, 0x0000); |
|
2210 |
||
2211 |
rtl_set_rx_tx_desc_registers(tp, ioaddr); |
|
2212 |
||
2213 |
RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
2214 |
rtl_set_rx_tx_config_registers(tp); |
|
2215 |
||
2216 |
RTL_W8(Cfg9346, Cfg9346_Lock); |
|
2217 |
||
2218 |
RTL_R8(IntrMask); |
|
2219 |
||
2220 |
RTL_W32(RxMissed, 0); |
|
2221 |
||
2222 |
rtl_set_rx_mode(dev); |
|
2223 |
||
2224 |
RTL_W8(ChipCmd, CmdTxEnb | CmdRxEnb); |
|
2225 |
||
2226 |
RTL_W16(MultiIntr, RTL_R16(MultiIntr) & 0xf000); |
|
2227 |
||
2228 |
if (!tp->ecdev) |
|
2229 |
RTL_W16(IntrMask, tp->intr_event); |
|
2230 |
} |
|
2231 |
||
2232 |
static int rtl8169_change_mtu(struct net_device *dev, int new_mtu) |
|
2233 |
{
|
|
2234 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2235 |
int ret = 0; |
|
2236 |
||
2237 |
if (new_mtu < ETH_ZLEN || new_mtu > SafeMtu) |
|
2238 |
return -EINVAL; |
|
2239 |
||
2240 |
dev->mtu = new_mtu; |
|
2241 |
||
2242 |
if (!netif_running(dev)) |
|
2243 |
goto out; |
|
2244 |
||
2245 |
rtl8169_down(dev); |
|
2246 |
||
2247 |
rtl8169_set_rxbufsize(tp, dev); |
|
2248 |
||
2249 |
ret = rtl8169_init_ring(dev); |
|
2250 |
if (ret < 0) |
|
2251 |
goto out; |
|
2252 |
||
2253 |
#ifdef CONFIG_R8169_NAPI |
|
2254 |
napi_enable(&tp->napi); |
|
2255 |
#endif |
|
2256 |
||
2257 |
rtl_hw_start(dev); |
|
2258 |
||
2259 |
rtl8169_request_timer(dev); |
|
2260 |
||
2261 |
out: |
|
2262 |
return ret; |
|
2263 |
} |
|
2264 |
||
2265 |
static inline void rtl8169_make_unusable_by_asic(struct RxDesc *desc) |
|
2266 |
{
|
|
2267 |
desc->addr = cpu_to_le64(0x0badbadbadbadbadull); |
|
2268 |
desc->opts1 &= ~cpu_to_le32(DescOwn | RsvdMask); |
|
2269 |
} |
|
2270 |
||
2271 |
static void rtl8169_free_rx_skb(struct rtl8169_private *tp, |
|
2272 |
struct sk_buff **sk_buff, struct RxDesc *desc) |
|
2273 |
{
|
|
2274 |
struct pci_dev *pdev = tp->pci_dev; |
|
2275 |
||
2276 |
pci_unmap_single(pdev, le64_to_cpu(desc->addr), tp->rx_buf_sz, |
|
2277 |
PCI_DMA_FROMDEVICE); |
|
2278 |
dev_kfree_skb(*sk_buff); |
|
2279 |
*sk_buff = NULL; |
|
2280 |
rtl8169_make_unusable_by_asic(desc); |
|
2281 |
} |
|
2282 |
||
2283 |
static inline void rtl8169_mark_to_asic(struct RxDesc *desc, u32 rx_buf_sz) |
|
2284 |
{
|
|
2285 |
u32 eor = le32_to_cpu(desc->opts1) & RingEnd; |
|
2286 |
||
2287 |
desc->opts1 = cpu_to_le32(DescOwn | eor | rx_buf_sz); |
|
2288 |
} |
|
2289 |
||
2290 |
static inline void rtl8169_map_to_asic(struct RxDesc *desc, dma_addr_t mapping, |
|
2291 |
u32 rx_buf_sz) |
|
2292 |
{
|
|
2293 |
desc->addr = cpu_to_le64(mapping); |
|
2294 |
wmb(); |
|
2295 |
rtl8169_mark_to_asic(desc, rx_buf_sz); |
|
2296 |
} |
|
2297 |
||
2298 |
static struct sk_buff *rtl8169_alloc_rx_skb(struct pci_dev *pdev, |
|
2299 |
struct net_device *dev, |
|
2300 |
struct RxDesc *desc, int rx_buf_sz, |
|
2301 |
unsigned int align) |
|
2302 |
{
|
|
2303 |
struct sk_buff *skb; |
|
2304 |
dma_addr_t mapping; |
|
2305 |
unsigned int pad; |
|
2306 |
||
2307 |
pad = align ? align : NET_IP_ALIGN; |
|
2308 |
||
2309 |
skb = netdev_alloc_skb(dev, rx_buf_sz + pad); |
|
2310 |
if (!skb) |
|
2311 |
goto err_out; |
|
2312 |
||
2313 |
skb_reserve(skb, align ? ((pad - 1) & (unsigned long)skb->data) : pad); |
|
2314 |
||
2315 |
mapping = pci_map_single(pdev, skb->data, rx_buf_sz, |
|
2316 |
PCI_DMA_FROMDEVICE); |
|
2317 |
||
2318 |
rtl8169_map_to_asic(desc, mapping, rx_buf_sz); |
|
2319 |
out: |
|
2320 |
return skb; |
|
2321 |
||
2322 |
err_out: |
|
2323 |
rtl8169_make_unusable_by_asic(desc); |
|
2324 |
goto out; |
|
2325 |
} |
|
2326 |
||
2327 |
static void rtl8169_rx_clear(struct rtl8169_private *tp) |
|
2328 |
{
|
|
2329 |
unsigned int i; |
|
2330 |
||
2331 |
for (i = 0; i < NUM_RX_DESC; i++) {
|
|
2332 |
if (tp->Rx_skbuff[i]) {
|
|
2333 |
rtl8169_free_rx_skb(tp, tp->Rx_skbuff + i, |
|
2334 |
tp->RxDescArray + i); |
|
2335 |
} |
|
2336 |
} |
|
2337 |
} |
|
2338 |
||
2339 |
static u32 rtl8169_rx_fill(struct rtl8169_private *tp, struct net_device *dev, |
|
2340 |
u32 start, u32 end) |
|
2341 |
{
|
|
2342 |
u32 cur; |
|
2343 |
||
2344 |
for (cur = start; end - cur != 0; cur++) {
|
|
2345 |
struct sk_buff *skb; |
|
2346 |
unsigned int i = cur % NUM_RX_DESC; |
|
2347 |
||
2348 |
WARN_ON((s32)(end - cur) < 0); |
|
2349 |
||
2350 |
if (tp->Rx_skbuff[i]) |
|
2351 |
continue; |
|
2352 |
||
2353 |
skb = rtl8169_alloc_rx_skb(tp->pci_dev, dev, |
|
2354 |
tp->RxDescArray + i, |
|
2355 |
tp->rx_buf_sz, tp->align); |
|
2356 |
if (!skb) |
|
2357 |
break; |
|
2358 |
||
2359 |
tp->Rx_skbuff[i] = skb; |
|
2360 |
} |
|
2361 |
return cur - start; |
|
2362 |
} |
|
2363 |
||
2364 |
static inline void rtl8169_mark_as_last_descriptor(struct RxDesc *desc) |
|
2365 |
{
|
|
2366 |
desc->opts1 |= cpu_to_le32(RingEnd); |
|
2367 |
} |
|
2368 |
||
2369 |
static void rtl8169_init_ring_indexes(struct rtl8169_private *tp) |
|
2370 |
{
|
|
2371 |
tp->dirty_tx = tp->dirty_rx = tp->cur_tx = tp->cur_rx = 0; |
|
2372 |
} |
|
2373 |
||
2374 |
static int rtl8169_init_ring(struct net_device *dev) |
|
2375 |
{
|
|
2376 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2377 |
||
2378 |
rtl8169_init_ring_indexes(tp); |
|
2379 |
||
2380 |
memset(tp->tx_skb, 0x0, NUM_TX_DESC * sizeof(struct ring_info)); |
|
2381 |
memset(tp->Rx_skbuff, 0x0, NUM_RX_DESC * sizeof(struct sk_buff *)); |
|
2382 |
||
2383 |
if (rtl8169_rx_fill(tp, dev, 0, NUM_RX_DESC) != NUM_RX_DESC) |
|
2384 |
goto err_out; |
|
2385 |
||
2386 |
rtl8169_mark_as_last_descriptor(tp->RxDescArray + NUM_RX_DESC - 1); |
|
2387 |
||
2388 |
return 0; |
|
2389 |
||
2390 |
err_out: |
|
2391 |
rtl8169_rx_clear(tp); |
|
2392 |
return -ENOMEM; |
|
2393 |
} |
|
2394 |
||
2395 |
static void rtl8169_unmap_tx_skb(struct pci_dev *pdev, struct ring_info *tx_skb, |
|
2396 |
struct TxDesc *desc) |
|
2397 |
{
|
|
2398 |
unsigned int len = tx_skb->len; |
|
2399 |
||
2400 |
pci_unmap_single(pdev, le64_to_cpu(desc->addr), len, PCI_DMA_TODEVICE); |
|
2401 |
desc->opts1 = 0x00; |
|
2402 |
desc->opts2 = 0x00; |
|
2403 |
desc->addr = 0x00; |
|
2404 |
tx_skb->len = 0; |
|
2405 |
} |
|
2406 |
||
2407 |
static void rtl8169_tx_clear(struct rtl8169_private *tp) |
|
2408 |
{
|
|
2409 |
unsigned int i; |
|
2410 |
||
2411 |
for (i = tp->dirty_tx; i < tp->dirty_tx + NUM_TX_DESC; i++) {
|
|
2412 |
unsigned int entry = i % NUM_TX_DESC; |
|
2413 |
struct ring_info *tx_skb = tp->tx_skb + entry; |
|
2414 |
unsigned int len = tx_skb->len; |
|
2415 |
||
2416 |
if (len) {
|
|
2417 |
struct sk_buff *skb = tx_skb->skb; |
|
2418 |
||
2419 |
rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, |
|
2420 |
tp->TxDescArray + entry); |
|
2421 |
if (skb) {
|
|
2422 |
if (!tp->ecdev) |
|
2423 |
dev_kfree_skb(skb); |
|
2424 |
tx_skb->skb = NULL; |
|
2425 |
} |
|
2426 |
tp->dev->stats.tx_dropped++; |
|
2427 |
} |
|
2428 |
} |
|
2429 |
tp->cur_tx = tp->dirty_tx = 0; |
|
2430 |
} |
|
2431 |
||
2432 |
static void rtl8169_schedule_work(struct net_device *dev, work_func_t task) |
|
2433 |
{
|
|
2434 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2435 |
||
2436 |
PREPARE_DELAYED_WORK(&tp->task, task); |
|
2437 |
schedule_delayed_work(&tp->task, 4); |
|
2438 |
} |
|
2439 |
||
2440 |
static void rtl8169_wait_for_quiescence(struct net_device *dev) |
|
2441 |
{
|
|
2442 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2443 |
void __iomem *ioaddr = tp->mmio_addr; |
|
2444 |
||
2445 |
synchronize_irq(dev->irq); |
|
2446 |
||
2447 |
/* Wait for any pending NAPI task to complete */ |
|
2448 |
#ifdef CONFIG_R8169_NAPI |
|
2449 |
napi_disable(&tp->napi); |
|
2450 |
#endif |
|
2451 |
||
2452 |
rtl8169_irq_mask_and_ack(ioaddr); |
|
2453 |
||
2454 |
#ifdef CONFIG_R8169_NAPI |
|
2455 |
tp->intr_mask = 0xffff; |
|
2456 |
RTL_W16(IntrMask, tp->intr_event); |
|
2457 |
napi_enable(&tp->napi); |
|
2458 |
#endif |
|
2459 |
} |
|
2460 |
||
2461 |
static void rtl8169_reinit_task(struct work_struct *work) |
|
2462 |
{
|
|
2463 |
struct rtl8169_private *tp = |
|
2464 |
container_of(work, struct rtl8169_private, task.work); |
|
2465 |
struct net_device *dev = tp->dev; |
|
2466 |
int ret; |
|
2467 |
||
2468 |
rtnl_lock(); |
|
2469 |
||
2470 |
if (!netif_running(dev)) |
|
2471 |
goto out_unlock; |
|
2472 |
||
2473 |
rtl8169_wait_for_quiescence(dev); |
|
2474 |
rtl8169_close(dev); |
|
2475 |
||
2476 |
ret = rtl8169_open(dev); |
|
2477 |
if (unlikely(ret < 0)) {
|
|
2478 |
if (net_ratelimit() && netif_msg_drv(tp)) {
|
|
2479 |
printk(KERN_ERR PFX "%s: reinit failure (status = %d)." |
|
2480 |
" Rescheduling.\n", dev->name, ret); |
|
2481 |
} |
|
2482 |
rtl8169_schedule_work(dev, rtl8169_reinit_task); |
|
2483 |
} |
|
2484 |
||
2485 |
out_unlock: |
|
2486 |
rtnl_unlock(); |
|
2487 |
} |
|
2488 |
||
2489 |
static void rtl8169_reset_task(struct work_struct *work) |
|
2490 |
{
|
|
2491 |
struct rtl8169_private *tp = |
|
2492 |
container_of(work, struct rtl8169_private, task.work); |
|
2493 |
struct net_device *dev = tp->dev; |
|
2494 |
||
2495 |
rtnl_lock(); |
|
2496 |
||
2497 |
if (!netif_running(dev)) |
|
2498 |
goto out_unlock; |
|
2499 |
||
2500 |
rtl8169_wait_for_quiescence(dev); |
|
2501 |
||
2502 |
rtl8169_rx_interrupt(dev, tp, tp->mmio_addr, ~(u32)0); |
|
2503 |
rtl8169_tx_clear(tp); |
|
2504 |
||
2505 |
if (tp->dirty_rx == tp->cur_rx) {
|
|
2506 |
rtl8169_init_ring_indexes(tp); |
|
2507 |
rtl_hw_start(dev); |
|
2508 |
netif_wake_queue(dev); |
|
2509 |
rtl8169_check_link_status(dev, tp, tp->mmio_addr); |
|
2510 |
} else {
|
|
2511 |
if (net_ratelimit() && netif_msg_intr(tp)) {
|
|
2512 |
printk(KERN_EMERG PFX "%s: Rx buffers shortage\n", |
|
2513 |
dev->name); |
|
2514 |
} |
|
2515 |
rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
2516 |
} |
|
2517 |
||
2518 |
out_unlock: |
|
2519 |
rtnl_unlock(); |
|
2520 |
} |
|
2521 |
||
2522 |
static void rtl8169_tx_timeout(struct net_device *dev) |
|
2523 |
{
|
|
2524 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2525 |
||
2526 |
if (tp->ecdev) |
|
2527 |
return; |
|
2528 |
||
2529 |
rtl8169_hw_reset(tp->mmio_addr); |
|
2530 |
||
2531 |
/* Let's wait a bit while any (async) irq lands on */ |
|
2532 |
rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
2533 |
} |
|
2534 |
||
2535 |
static int rtl8169_xmit_frags(struct rtl8169_private *tp, struct sk_buff *skb, |
|
2536 |
u32 opts1) |
|
2537 |
{
|
|
2538 |
struct skb_shared_info *info = skb_shinfo(skb); |
|
2539 |
unsigned int cur_frag, entry; |
|
2540 |
struct TxDesc * uninitialized_var(txd); |
|
2541 |
||
2542 |
entry = tp->cur_tx; |
|
2543 |
for (cur_frag = 0; cur_frag < info->nr_frags; cur_frag++) {
|
|
2544 |
skb_frag_t *frag = info->frags + cur_frag; |
|
2545 |
dma_addr_t mapping; |
|
2546 |
u32 status, len; |
|
2547 |
void *addr; |
|
2548 |
||
2549 |
entry = (entry + 1) % NUM_TX_DESC; |
|
2550 |
||
2551 |
txd = tp->TxDescArray + entry; |
|
2552 |
len = frag->size; |
|
2553 |
addr = ((void *) page_address(frag->page)) + frag->page_offset; |
|
2554 |
mapping = pci_map_single(tp->pci_dev, addr, len, PCI_DMA_TODEVICE); |
|
2555 |
||
2556 |
/* anti gcc 2.95.3 bugware (sic) */ |
|
2557 |
status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC)); |
|
2558 |
||
2559 |
txd->opts1 = cpu_to_le32(status); |
|
2560 |
txd->addr = cpu_to_le64(mapping); |
|
2561 |
||
2562 |
tp->tx_skb[entry].len = len; |
|
2563 |
} |
|
2564 |
||
2565 |
if (cur_frag) {
|
|
2566 |
tp->tx_skb[entry].skb = skb; |
|
2567 |
txd->opts1 |= cpu_to_le32(LastFrag); |
|
2568 |
} |
|
2569 |
||
2570 |
return cur_frag; |
|
2571 |
} |
|
2572 |
||
2573 |
static inline u32 rtl8169_tso_csum(struct sk_buff *skb, struct net_device *dev) |
|
2574 |
{
|
|
2575 |
if (dev->features & NETIF_F_TSO) {
|
|
2576 |
u32 mss = skb_shinfo(skb)->gso_size; |
|
2577 |
||
2578 |
if (mss) |
|
2579 |
return LargeSend | ((mss & MSSMask) << MSSShift); |
|
2580 |
} |
|
2581 |
if (skb->ip_summed == CHECKSUM_PARTIAL) {
|
|
2582 |
const struct iphdr *ip = ip_hdr(skb); |
|
2583 |
||
2584 |
if (ip->protocol == IPPROTO_TCP) |
|
2585 |
return IPCS | TCPCS; |
|
2586 |
else if (ip->protocol == IPPROTO_UDP) |
|
2587 |
return IPCS | UDPCS; |
|
2588 |
WARN_ON(1); /* we need a WARN() */ |
|
2589 |
} |
|
2590 |
return 0; |
|
2591 |
} |
|
2592 |
||
2593 |
static int rtl8169_start_xmit(struct sk_buff *skb, struct net_device *dev) |
|
2594 |
{
|
|
2595 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2596 |
unsigned int frags, entry = tp->cur_tx % NUM_TX_DESC; |
|
2597 |
struct TxDesc *txd = tp->TxDescArray + entry; |
|
2598 |
void __iomem *ioaddr = tp->mmio_addr; |
|
2599 |
dma_addr_t mapping; |
|
2600 |
u32 status, len; |
|
2601 |
u32 opts1; |
|
2602 |
int ret = NETDEV_TX_OK; |
|
2603 |
||
2604 |
if (unlikely(TX_BUFFS_AVAIL(tp) < skb_shinfo(skb)->nr_frags)) {
|
|
2605 |
if (netif_msg_drv(tp)) {
|
|
2606 |
printk(KERN_ERR |
|
2607 |
"%s: BUG! Tx Ring full when queue awake!\n", |
|
2608 |
dev->name); |
|
2609 |
} |
|
2610 |
goto err_stop; |
|
2611 |
} |
|
2612 |
||
2613 |
if (unlikely(le32_to_cpu(txd->opts1) & DescOwn)) |
|
2614 |
goto err_stop; |
|
2615 |
||
2616 |
opts1 = DescOwn | rtl8169_tso_csum(skb, dev); |
|
2617 |
||
2618 |
frags = rtl8169_xmit_frags(tp, skb, opts1); |
|
2619 |
if (frags) {
|
|
2620 |
len = skb_headlen(skb); |
|
2621 |
opts1 |= FirstFrag; |
|
2622 |
} else {
|
|
2623 |
len = skb->len; |
|
2624 |
||
2625 |
if (unlikely(len < ETH_ZLEN)) {
|
|
2626 |
if (skb_padto(skb, ETH_ZLEN)) |
|
2627 |
goto err_update_stats; |
|
2628 |
len = ETH_ZLEN; |
|
2629 |
} |
|
2630 |
||
2631 |
opts1 |= FirstFrag | LastFrag; |
|
2632 |
tp->tx_skb[entry].skb = skb; |
|
2633 |
} |
|
2634 |
||
2635 |
mapping = pci_map_single(tp->pci_dev, skb->data, len, PCI_DMA_TODEVICE); |
|
2636 |
||
2637 |
tp->tx_skb[entry].len = len; |
|
2638 |
txd->addr = cpu_to_le64(mapping); |
|
2639 |
txd->opts2 = cpu_to_le32(rtl8169_tx_vlan_tag(tp, skb)); |
|
2640 |
||
2641 |
wmb(); |
|
2642 |
||
2643 |
/* anti gcc 2.95.3 bugware (sic) */ |
|
2644 |
status = opts1 | len | (RingEnd * !((entry + 1) % NUM_TX_DESC)); |
|
2645 |
txd->opts1 = cpu_to_le32(status); |
|
2646 |
||
2647 |
dev->trans_start = jiffies; |
|
2648 |
||
2649 |
tp->cur_tx += frags + 1; |
|
2650 |
||
2651 |
smp_wmb(); |
|
2652 |
||
2653 |
RTL_W8(TxPoll, NPQ); /* set polling bit */ |
|
2654 |
||
2655 |
if (!tp->ecdev) {
|
|
2656 |
if (TX_BUFFS_AVAIL(tp) < MAX_SKB_FRAGS) {
|
|
2657 |
netif_stop_queue(dev); |
|
2658 |
smp_rmb(); |
|
2659 |
if (TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS) |
|
2660 |
netif_wake_queue(dev); |
|
2661 |
} |
|
2662 |
} |
|
2663 |
||
2664 |
out: |
|
2665 |
return ret; |
|
2666 |
||
2667 |
err_stop: |
|
2668 |
if (!tp->ecdev) |
|
2669 |
netif_stop_queue(dev); |
|
2670 |
ret = NETDEV_TX_BUSY; |
|
2671 |
err_update_stats: |
|
2672 |
dev->stats.tx_dropped++; |
|
2673 |
goto out; |
|
2674 |
} |
|
2675 |
||
2676 |
static void rtl8169_pcierr_interrupt(struct net_device *dev) |
|
2677 |
{
|
|
2678 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2679 |
struct pci_dev *pdev = tp->pci_dev; |
|
2680 |
void __iomem *ioaddr = tp->mmio_addr; |
|
2681 |
u16 pci_status, pci_cmd; |
|
2682 |
||
2683 |
pci_read_config_word(pdev, PCI_COMMAND, &pci_cmd); |
|
2684 |
pci_read_config_word(pdev, PCI_STATUS, &pci_status); |
|
2685 |
||
2686 |
if (netif_msg_intr(tp)) {
|
|
2687 |
printk(KERN_ERR |
|
2688 |
"%s: PCI error (cmd = 0x%04x, status = 0x%04x).\n", |
|
2689 |
dev->name, pci_cmd, pci_status); |
|
2690 |
} |
|
2691 |
||
2692 |
/* |
|
2693 |
* The recovery sequence below admits a very elaborated explanation: |
|
2694 |
* - it seems to work; |
|
2695 |
* - I did not see what else could be done; |
|
2696 |
* - it makes iop3xx happy. |
|
2697 |
* |
|
2698 |
* Feel free to adjust to your needs. |
|
2699 |
*/ |
|
2700 |
if (pdev->broken_parity_status) |
|
2701 |
pci_cmd &= ~PCI_COMMAND_PARITY; |
|
2702 |
else |
|
2703 |
pci_cmd |= PCI_COMMAND_SERR | PCI_COMMAND_PARITY; |
|
2704 |
||
2705 |
pci_write_config_word(pdev, PCI_COMMAND, pci_cmd); |
|
2706 |
||
2707 |
pci_write_config_word(pdev, PCI_STATUS, |
|
2708 |
pci_status & (PCI_STATUS_DETECTED_PARITY | |
|
2709 |
PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_REC_MASTER_ABORT | |
|
2710 |
PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_SIG_TARGET_ABORT)); |
|
2711 |
||
2712 |
/* The infamous DAC f*ckup only happens at boot time */ |
|
2713 |
if ((tp->cp_cmd & PCIDAC) && !tp->dirty_rx && !tp->cur_rx) {
|
|
2714 |
if (netif_msg_intr(tp)) |
|
2715 |
printk(KERN_INFO "%s: disabling PCI DAC.\n", dev->name); |
|
2716 |
tp->cp_cmd &= ~PCIDAC; |
|
2717 |
RTL_W16(CPlusCmd, tp->cp_cmd); |
|
2718 |
dev->features &= ~NETIF_F_HIGHDMA; |
|
2719 |
} |
|
2720 |
||
2721 |
rtl8169_hw_reset(ioaddr); |
|
2722 |
||
2723 |
rtl8169_schedule_work(dev, rtl8169_reinit_task); |
|
2724 |
} |
|
2725 |
||
2726 |
static void rtl8169_tx_interrupt(struct net_device *dev, |
|
2727 |
struct rtl8169_private *tp, |
|
2728 |
void __iomem *ioaddr) |
|
2729 |
{
|
|
2730 |
unsigned int dirty_tx, tx_left; |
|
2731 |
||
2732 |
dirty_tx = tp->dirty_tx; |
|
2733 |
smp_rmb(); |
|
2734 |
tx_left = tp->cur_tx - dirty_tx; |
|
2735 |
||
2736 |
while (tx_left > 0) {
|
|
2737 |
unsigned int entry = dirty_tx % NUM_TX_DESC; |
|
2738 |
struct ring_info *tx_skb = tp->tx_skb + entry; |
|
2739 |
u32 len = tx_skb->len; |
|
2740 |
u32 status; |
|
2741 |
||
2742 |
rmb(); |
|
2743 |
status = le32_to_cpu(tp->TxDescArray[entry].opts1); |
|
2744 |
if (status & DescOwn) |
|
2745 |
break; |
|
2746 |
||
2747 |
dev->stats.tx_bytes += len; |
|
2748 |
dev->stats.tx_packets++; |
|
2749 |
||
2750 |
rtl8169_unmap_tx_skb(tp->pci_dev, tx_skb, tp->TxDescArray + entry); |
|
2751 |
||
2752 |
if (status & LastFrag) {
|
|
2753 |
if (!tp->ecdev) |
|
2754 |
dev_kfree_skb_irq(tx_skb->skb); |
|
2755 |
tx_skb->skb = NULL; |
|
2756 |
} |
|
2757 |
dirty_tx++; |
|
2758 |
tx_left--; |
|
2759 |
} |
|
2760 |
||
2761 |
if (tp->dirty_tx != dirty_tx) {
|
|
2762 |
tp->dirty_tx = dirty_tx; |
|
2763 |
smp_wmb(); |
|
2764 |
if (!tp->ecdev && netif_queue_stopped(dev) && |
|
2765 |
(TX_BUFFS_AVAIL(tp) >= MAX_SKB_FRAGS)) {
|
|
2766 |
netif_wake_queue(dev); |
|
2767 |
} |
|
2768 |
/* |
|
2769 |
* 8168 hack: TxPoll requests are lost when the Tx packets are |
|
2770 |
* too close. Let's kick an extra TxPoll request when a burst |
|
2771 |
* of start_xmit activity is detected (if it is not detected, |
|
2772 |
* it is slow enough). -- FR |
|
2773 |
*/ |
|
2774 |
smp_rmb(); |
|
2775 |
if (tp->cur_tx != dirty_tx) |
|
2776 |
RTL_W8(TxPoll, NPQ); |
|
2777 |
} |
|
2778 |
} |
|
2779 |
||
2780 |
static inline int rtl8169_fragmented_frame(u32 status) |
|
2781 |
{
|
|
2782 |
return (status & (FirstFrag | LastFrag)) != (FirstFrag | LastFrag); |
|
2783 |
} |
|
2784 |
||
2785 |
static inline void rtl8169_rx_csum(struct sk_buff *skb, struct RxDesc *desc) |
|
2786 |
{
|
|
2787 |
u32 opts1 = le32_to_cpu(desc->opts1); |
|
2788 |
u32 status = opts1 & RxProtoMask; |
|
2789 |
||
2790 |
if (((status == RxProtoTCP) && !(opts1 & TCPFail)) || |
|
2791 |
((status == RxProtoUDP) && !(opts1 & UDPFail)) || |
|
2792 |
((status == RxProtoIP) && !(opts1 & IPFail))) |
|
2793 |
skb->ip_summed = CHECKSUM_UNNECESSARY; |
|
2794 |
else |
|
2795 |
skb->ip_summed = CHECKSUM_NONE; |
|
2796 |
} |
|
2797 |
||
2798 |
static inline bool rtl8169_try_rx_copy(struct sk_buff **sk_buff, |
|
2799 |
struct rtl8169_private *tp, int pkt_size, |
|
2800 |
dma_addr_t addr) |
|
2801 |
{
|
|
2802 |
struct sk_buff *skb; |
|
2803 |
bool done = false; |
|
2804 |
||
2805 |
if (pkt_size >= rx_copybreak) |
|
2806 |
goto out; |
|
2807 |
||
2808 |
skb = netdev_alloc_skb(tp->dev, pkt_size + NET_IP_ALIGN); |
|
2809 |
if (!skb) |
|
2810 |
goto out; |
|
2811 |
||
2812 |
pci_dma_sync_single_for_cpu(tp->pci_dev, addr, pkt_size, |
|
2813 |
PCI_DMA_FROMDEVICE); |
|
2814 |
skb_reserve(skb, NET_IP_ALIGN); |
|
2815 |
skb_copy_from_linear_data(*sk_buff, skb->data, pkt_size); |
|
2816 |
*sk_buff = skb; |
|
2817 |
done = true; |
|
2818 |
out: |
|
2819 |
return done; |
|
2820 |
} |
|
2821 |
||
2822 |
static int rtl8169_rx_interrupt(struct net_device *dev, |
|
2823 |
struct rtl8169_private *tp, |
|
2824 |
void __iomem *ioaddr, u32 budget) |
|
2825 |
{
|
|
2826 |
unsigned int cur_rx, rx_left; |
|
2827 |
unsigned int delta, count; |
|
2828 |
||
2829 |
cur_rx = tp->cur_rx; |
|
2830 |
rx_left = NUM_RX_DESC + tp->dirty_rx - cur_rx; |
|
2831 |
rx_left = rtl8169_rx_quota(rx_left, budget); |
|
2832 |
||
2833 |
for (; rx_left > 0; rx_left--, cur_rx++) {
|
|
2834 |
unsigned int entry = cur_rx % NUM_RX_DESC; |
|
2835 |
struct RxDesc *desc = tp->RxDescArray + entry; |
|
2836 |
u32 status; |
|
2837 |
||
2838 |
rmb(); |
|
2839 |
status = le32_to_cpu(desc->opts1); |
|
2840 |
||
2841 |
if (status & DescOwn) |
|
2842 |
break; |
|
2843 |
if (unlikely(status & RxRES)) {
|
|
2844 |
if (netif_msg_rx_err(tp)) {
|
|
2845 |
printk(KERN_INFO |
|
2846 |
"%s: Rx ERROR. status = %08x\n", |
|
2847 |
dev->name, status); |
|
2848 |
} |
|
2849 |
dev->stats.rx_errors++; |
|
2850 |
if (status & (RxRWT | RxRUNT)) |
|
2851 |
dev->stats.rx_length_errors++; |
|
2852 |
if (status & RxCRC) |
|
2853 |
dev->stats.rx_crc_errors++; |
|
2854 |
if (status & RxFOVF) {
|
|
2855 |
if (!tp->ecdev) |
|
2856 |
rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
2857 |
dev->stats.rx_fifo_errors++; |
|
2858 |
} |
|
2859 |
rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
|
2860 |
} else {
|
|
2861 |
struct sk_buff *skb = tp->Rx_skbuff[entry]; |
|
2862 |
dma_addr_t addr = le64_to_cpu(desc->addr); |
|
2863 |
int pkt_size = (status & 0x00001FFF) - 4; |
|
2864 |
struct pci_dev *pdev = tp->pci_dev; |
|
2865 |
||
2866 |
/* |
|
2867 |
* The driver does not support incoming fragmented |
|
2868 |
* frames. They are seen as a symptom of over-mtu |
|
2869 |
* sized frames. |
|
2870 |
*/ |
|
2871 |
if (unlikely(rtl8169_fragmented_frame(status))) {
|
|
2872 |
dev->stats.rx_dropped++; |
|
2873 |
dev->stats.rx_length_errors++; |
|
2874 |
rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
|
2875 |
continue; |
|
2876 |
} |
|
2877 |
||
2878 |
rtl8169_rx_csum(skb, desc); |
|
2879 |
||
2880 |
if (tp->ecdev) {
|
|
2881 |
pci_dma_sync_single_for_cpu(pdev, addr, pkt_size, |
|
2882 |
PCI_DMA_FROMDEVICE); |
|
2883 |
||
2884 |
ecdev_receive(tp->ecdev, skb->data, pkt_size); |
|
2885 |
||
2886 |
pci_dma_sync_single_for_device(pdev, addr, |
|
2887 |
pkt_size, PCI_DMA_FROMDEVICE); |
|
2888 |
rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
|
2889 |
||
2890 |
// No need to detect link status as |
|
2891 |
// long as frames are received: Reset watchdog. |
|
2892 |
tp->ec_watchdog_jiffies = jiffies; |
|
2893 |
} else {
|
|
2894 |
if (rtl8169_try_rx_copy(&skb, tp, pkt_size, addr)) {
|
|
2895 |
pci_dma_sync_single_for_device(pdev, addr, |
|
2896 |
pkt_size, PCI_DMA_FROMDEVICE); |
|
2897 |
rtl8169_mark_to_asic(desc, tp->rx_buf_sz); |
|
2898 |
} else {
|
|
2899 |
pci_unmap_single(pdev, addr, pkt_size, |
|
2900 |
PCI_DMA_FROMDEVICE); |
|
2901 |
tp->Rx_skbuff[entry] = NULL; |
|
2902 |
} |
|
2903 |
||
2904 |
skb_put(skb, pkt_size); |
|
2905 |
skb->protocol = eth_type_trans(skb, dev); |
|
2906 |
||
2907 |
if (rtl8169_rx_vlan_skb(tp, desc, skb) < 0) |
|
2908 |
rtl8169_rx_skb(skb); |
|
2909 |
} |
|
2910 |
||
2911 |
dev->last_rx = jiffies; |
|
2912 |
dev->stats.rx_bytes += pkt_size; |
|
2913 |
dev->stats.rx_packets++; |
|
2914 |
} |
|
2915 |
||
2916 |
/* Work around for AMD plateform. */ |
|
2917 |
if ((desc->opts2 & cpu_to_le32(0xfffe000)) && |
|
2918 |
(tp->mac_version == RTL_GIGA_MAC_VER_05)) {
|
|
2919 |
desc->opts2 = 0; |
|
2920 |
cur_rx++; |
|
2921 |
} |
|
2922 |
} |
|
2923 |
||
2924 |
count = cur_rx - tp->cur_rx; |
|
2925 |
tp->cur_rx = cur_rx; |
|
2926 |
||
2927 |
if (tp->ecdev) {
|
|
2928 |
/* descriptors are cleaned up immediately. */ |
|
2929 |
tp->dirty_rx = tp->cur_rx; |
|
2930 |
} else {
|
|
2931 |
delta = rtl8169_rx_fill(tp, dev, tp->dirty_rx, tp->cur_rx); |
|
2932 |
if (!delta && count && netif_msg_intr(tp)) |
|
2933 |
printk(KERN_INFO "%s: no Rx buffer allocated\n", dev->name); |
|
2934 |
tp->dirty_rx += delta; |
|
2935 |
||
2936 |
/* |
|
2937 |
* FIXME: until there is periodic timer to try and refill the ring, |
|
2938 |
* a temporary shortage may definitely kill the Rx process. |
|
2939 |
* - disable the asic to try and avoid an overflow and kick it again |
|
2940 |
* after refill ? |
|
2941 |
* - how do others driver handle this condition (Uh oh...). |
|
2942 |
*/ |
|
2943 |
if ((tp->dirty_rx + NUM_RX_DESC == tp->cur_rx) && netif_msg_intr(tp)) |
|
2944 |
printk(KERN_EMERG "%s: Rx buffers exhausted\n", dev->name); |
|
2945 |
} |
|
2946 |
||
2947 |
return count; |
|
2948 |
} |
|
2949 |
||
2950 |
static irqreturn_t rtl8169_interrupt(int irq, void *dev_instance) |
|
2951 |
{
|
|
2952 |
struct net_device *dev = dev_instance; |
|
2953 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
2954 |
int boguscnt = max_interrupt_work; |
|
2955 |
void __iomem *ioaddr = tp->mmio_addr; |
|
2956 |
int status; |
|
2957 |
int handled = 0; |
|
2958 |
||
2959 |
do {
|
|
2960 |
status = RTL_R16(IntrStatus); |
|
2961 |
||
2962 |
/* hotplug/major error/no more work/shared irq */ |
|
2963 |
if ((status == 0xFFFF) || !status) |
|
2964 |
break; |
|
2965 |
||
2966 |
handled = 1; |
|
2967 |
||
2968 |
if (unlikely(!tp->ecdev && !netif_running(dev))) {
|
|
2969 |
rtl8169_asic_down(ioaddr); |
|
2970 |
goto out; |
|
2971 |
} |
|
2972 |
||
2973 |
status &= tp->intr_mask; |
|
2974 |
RTL_W16(IntrStatus, |
|
2975 |
(status & RxFIFOOver) ? (status | RxOverflow) : status); |
|
2976 |
||
2977 |
if (!(status & tp->intr_event)) |
|
2978 |
break; |
|
2979 |
||
2980 |
/* Work around for rx fifo overflow */ |
|
2981 |
if (!tp->ecdev && unlikely(status & RxFIFOOver) && |
|
2982 |
(tp->mac_version == RTL_GIGA_MAC_VER_11)) {
|
|
2983 |
netif_stop_queue(dev); |
|
2984 |
rtl8169_tx_timeout(dev); |
|
2985 |
break; |
|
2986 |
} |
|
2987 |
||
2988 |
if (unlikely(!tp->ecdev && (status & SYSErr))) {
|
|
2989 |
rtl8169_pcierr_interrupt(dev); |
|
2990 |
break; |
|
2991 |
} |
|
2992 |
||
2993 |
if (status & LinkChg) |
|
2994 |
rtl8169_check_link_status(dev, tp, ioaddr); |
|
2995 |
||
2996 |
#ifdef CONFIG_R8169_NAPI |
|
|
1376
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
2997 |
if (tp->ecdev) {
|
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
2998 |
/* Rx interrupt */ |
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
2999 |
if (status & (RxOK | RxOverflow | RxFIFOOver)) |
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
3000 |
rtl8169_rx_interrupt(dev, tp, ioaddr, ~(u32)0); |
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
3001 |
|
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
3002 |
/* Tx interrupt */ |
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
3003 |
if (status & (TxOK | TxErr)) |
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
3004 |
rtl8169_tx_interrupt(dev, tp, ioaddr); |
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
3005 |
|
|
6b51a2201d41
Fixed r8169 frame reception if NAPI is enabled.
Florian Pose <fp@igh-essen.com>
parents:
1353
diff
changeset
|
3006 |
} else if (status & tp->napi_event) {
|
| 1353 | 3007 |
RTL_W16(IntrMask, tp->intr_event & ~tp->napi_event); |
3008 |
tp->intr_mask = ~tp->napi_event; |
|
3009 |
||
3010 |
if (likely(netif_rx_schedule_prep(dev, &tp->napi))) |
|
3011 |
__netif_rx_schedule(dev, &tp->napi); |
|
3012 |
else if (netif_msg_intr(tp)) {
|
|
3013 |
printk(KERN_INFO "%s: interrupt %04x in poll\n", |
|
3014 |
dev->name, status); |
|
3015 |
} |
|
3016 |
} |
|
3017 |
break; |
|
3018 |
#else |
|
3019 |
/* Rx interrupt */ |
|
3020 |
if (status & (RxOK | RxOverflow | RxFIFOOver)) |
|
3021 |
rtl8169_rx_interrupt(dev, tp, ioaddr, ~(u32)0); |
|
3022 |
||
3023 |
/* Tx interrupt */ |
|
3024 |
if (status & (TxOK | TxErr)) |
|
3025 |
rtl8169_tx_interrupt(dev, tp, ioaddr); |
|
3026 |
#endif |
|
3027 |
||
3028 |
boguscnt--; |
|
3029 |
} while (boguscnt > 0); |
|
3030 |
||
3031 |
if (!tp->ecdev) {
|
|
3032 |
if (boguscnt <= 0) {
|
|
3033 |
if (netif_msg_intr(tp) && net_ratelimit() ) {
|
|
3034 |
printk(KERN_WARNING |
|
3035 |
"%s: Too much work at interrupt!\n", dev->name); |
|
3036 |
} |
|
3037 |
/* Clear all interrupt sources. */ |
|
3038 |
RTL_W16(IntrStatus, 0xffff); |
|
3039 |
} |
|
3040 |
} |
|
3041 |
out: |
|
3042 |
return IRQ_RETVAL(handled); |
|
3043 |
} |
|
3044 |
||
3045 |
#ifdef CONFIG_R8169_NAPI |
|
3046 |
static int rtl8169_poll(struct napi_struct *napi, int budget) |
|
3047 |
{
|
|
3048 |
struct rtl8169_private *tp = container_of(napi, struct rtl8169_private, napi); |
|
3049 |
struct net_device *dev = tp->dev; |
|
3050 |
void __iomem *ioaddr = tp->mmio_addr; |
|
3051 |
int work_done; |
|
3052 |
||
3053 |
work_done = rtl8169_rx_interrupt(dev, tp, ioaddr, (u32) budget); |
|
3054 |
rtl8169_tx_interrupt(dev, tp, ioaddr); |
|
3055 |
||
3056 |
if (work_done < budget) {
|
|
3057 |
netif_rx_complete(dev, napi); |
|
3058 |
tp->intr_mask = 0xffff; |
|
3059 |
/* |
|
3060 |
* 20040426: the barrier is not strictly required but the |
|
3061 |
* behavior of the irq handler could be less predictable |
|
3062 |
* without it. Btw, the lack of flush for the posted pci |
|
3063 |
* write is safe - FR |
|
3064 |
*/ |
|
3065 |
smp_wmb(); |
|
3066 |
RTL_W16(IntrMask, tp->intr_event); |
|
3067 |
} |
|
3068 |
||
3069 |
return work_done; |
|
3070 |
} |
|
3071 |
#endif |
|
3072 |
||
3073 |
static void rtl8169_down(struct net_device *dev) |
|
3074 |
{
|
|
3075 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
3076 |
void __iomem *ioaddr = tp->mmio_addr; |
|
3077 |
unsigned int intrmask; |
|
3078 |
||
3079 |
rtl8169_delete_timer(dev); |
|
3080 |
||
3081 |
if (!tp->ecdev) {
|
|
3082 |
netif_stop_queue(dev); |
|
3083 |
||
3084 |
#ifdef CONFIG_R8169_NAPI |
|
3085 |
napi_disable(&tp->napi); |
|
3086 |
#endif |
|
3087 |
} |
|
3088 |
||
3089 |
core_down: |
|
3090 |
if (!tp->ecdev) |
|
3091 |
spin_lock_irq(&tp->lock); |
|
3092 |
||
3093 |
rtl8169_asic_down(ioaddr); |
|
3094 |
||
3095 |
/* Update the error counts. */ |
|
3096 |
dev->stats.rx_missed_errors += RTL_R32(RxMissed); |
|
3097 |
RTL_W32(RxMissed, 0); |
|
3098 |
||
3099 |
if (!tp->ecdev) |
|
3100 |
spin_unlock_irq(&tp->lock); |
|
3101 |
||
3102 |
if (!tp->ecdev) |
|
3103 |
synchronize_irq(dev->irq); |
|
3104 |
||
3105 |
/* Give a racing hard_start_xmit a few cycles to complete. */ |
|
3106 |
synchronize_sched(); /* FIXME: should this be synchronize_irq()? */ |
|
3107 |
||
3108 |
/* |
|
3109 |
* And now for the 50k$ question: are IRQ disabled or not ? |
|
3110 |
* |
|
3111 |
* Two paths lead here: |
|
3112 |
* 1) dev->close |
|
3113 |
* -> netif_running() is available to sync the current code and the |
|
3114 |
* IRQ handler. See rtl8169_interrupt for details. |
|
3115 |
* 2) dev->change_mtu |
|
3116 |
* -> rtl8169_poll can not be issued again and re-enable the |
|
3117 |
* interruptions. Let's simply issue the IRQ down sequence again. |
|
3118 |
* |
|
3119 |
* No loop if hotpluged or major error (0xffff). |
|
3120 |
*/ |
|
3121 |
intrmask = RTL_R16(IntrMask); |
|
3122 |
if (intrmask && (intrmask != 0xffff)) |
|
3123 |
goto core_down; |
|
3124 |
||
3125 |
rtl8169_tx_clear(tp); |
|
3126 |
||
3127 |
rtl8169_rx_clear(tp); |
|
3128 |
} |
|
3129 |
||
3130 |
static int rtl8169_close(struct net_device *dev) |
|
3131 |
{
|
|
3132 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
3133 |
struct pci_dev *pdev = tp->pci_dev; |
|
3134 |
||
3135 |
rtl8169_down(dev); |
|
3136 |
||
3137 |
if (!tp->ecdev) |
|
3138 |
free_irq(dev->irq, dev); |
|
3139 |
||
3140 |
pci_free_consistent(pdev, R8169_RX_RING_BYTES, tp->RxDescArray, |
|
3141 |
tp->RxPhyAddr); |
|
3142 |
pci_free_consistent(pdev, R8169_TX_RING_BYTES, tp->TxDescArray, |
|
3143 |
tp->TxPhyAddr); |
|
3144 |
tp->TxDescArray = NULL; |
|
3145 |
tp->RxDescArray = NULL; |
|
3146 |
||
3147 |
return 0; |
|
3148 |
} |
|
3149 |
||
3150 |
static void rtl_set_rx_mode(struct net_device *dev) |
|
3151 |
{
|
|
3152 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
3153 |
void __iomem *ioaddr = tp->mmio_addr; |
|
3154 |
unsigned long flags; |
|
3155 |
u32 mc_filter[2]; /* Multicast hash filter */ |
|
3156 |
int rx_mode; |
|
3157 |
u32 tmp = 0; |
|
3158 |
||
3159 |
if (dev->flags & IFF_PROMISC) {
|
|
3160 |
/* Unconditionally log net taps. */ |
|
3161 |
if (netif_msg_link(tp)) {
|
|
3162 |
printk(KERN_NOTICE "%s: Promiscuous mode enabled.\n", |
|
3163 |
dev->name); |
|
3164 |
} |
|
3165 |
rx_mode = |
|
3166 |
AcceptBroadcast | AcceptMulticast | AcceptMyPhys | |
|
3167 |
AcceptAllPhys; |
|
3168 |
mc_filter[1] = mc_filter[0] = 0xffffffff; |
|
3169 |
} else if ((dev->mc_count > multicast_filter_limit) |
|
3170 |
|| (dev->flags & IFF_ALLMULTI)) {
|
|
3171 |
/* Too many to filter perfectly -- accept all multicasts. */ |
|
3172 |
rx_mode = AcceptBroadcast | AcceptMulticast | AcceptMyPhys; |
|
3173 |
mc_filter[1] = mc_filter[0] = 0xffffffff; |
|
3174 |
} else {
|
|
3175 |
struct dev_mc_list *mclist; |
|
3176 |
unsigned int i; |
|
3177 |
||
3178 |
rx_mode = AcceptBroadcast | AcceptMyPhys; |
|
3179 |
mc_filter[1] = mc_filter[0] = 0; |
|
3180 |
for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count; |
|
3181 |
i++, mclist = mclist->next) {
|
|
3182 |
int bit_nr = ether_crc(ETH_ALEN, mclist->dmi_addr) >> 26; |
|
3183 |
mc_filter[bit_nr >> 5] |= 1 << (bit_nr & 31); |
|
3184 |
rx_mode |= AcceptMulticast; |
|
3185 |
} |
|
3186 |
} |
|
3187 |
||
3188 |
spin_lock_irqsave(&tp->lock, flags); |
|
3189 |
||
3190 |
tmp = rtl8169_rx_config | rx_mode | |
|
3191 |
(RTL_R32(RxConfig) & rtl_chip_info[tp->chipset].RxConfigMask); |
|
3192 |
||
3193 |
if ((tp->mac_version == RTL_GIGA_MAC_VER_11) || |
|
3194 |
(tp->mac_version == RTL_GIGA_MAC_VER_12) || |
|
3195 |
(tp->mac_version == RTL_GIGA_MAC_VER_13) || |
|
3196 |
(tp->mac_version == RTL_GIGA_MAC_VER_14) || |
|
3197 |
(tp->mac_version == RTL_GIGA_MAC_VER_15) || |
|
3198 |
(tp->mac_version == RTL_GIGA_MAC_VER_16) || |
|
3199 |
(tp->mac_version == RTL_GIGA_MAC_VER_17)) {
|
|
3200 |
mc_filter[0] = 0xffffffff; |
|
3201 |
mc_filter[1] = 0xffffffff; |
|
3202 |
} |
|
3203 |
||
3204 |
RTL_W32(MAR0 + 0, mc_filter[0]); |
|
3205 |
RTL_W32(MAR0 + 4, mc_filter[1]); |
|
3206 |
||
3207 |
RTL_W32(RxConfig, tmp); |
|
3208 |
||
3209 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
3210 |
} |
|
3211 |
||
3212 |
/** |
|
3213 |
* rtl8169_get_stats - Get rtl8169 read/write statistics |
|
3214 |
* @dev: The Ethernet Device to get statistics for |
|
3215 |
* |
|
3216 |
* Get TX/RX statistics for rtl8169 |
|
3217 |
*/ |
|
3218 |
static struct net_device_stats *rtl8169_get_stats(struct net_device *dev) |
|
3219 |
{
|
|
3220 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
3221 |
void __iomem *ioaddr = tp->mmio_addr; |
|
3222 |
unsigned long flags; |
|
3223 |
||
3224 |
if (netif_running(dev)) {
|
|
3225 |
spin_lock_irqsave(&tp->lock, flags); |
|
3226 |
dev->stats.rx_missed_errors += RTL_R32(RxMissed); |
|
3227 |
RTL_W32(RxMissed, 0); |
|
3228 |
spin_unlock_irqrestore(&tp->lock, flags); |
|
3229 |
} |
|
3230 |
||
3231 |
return &dev->stats; |
|
3232 |
} |
|
3233 |
||
3234 |
#ifdef CONFIG_PM |
|
3235 |
||
3236 |
static int rtl8169_suspend(struct pci_dev *pdev, pm_message_t state) |
|
3237 |
{
|
|
3238 |
struct net_device *dev = pci_get_drvdata(pdev); |
|
3239 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
3240 |
void __iomem *ioaddr = tp->mmio_addr; |
|
3241 |
||
3242 |
if (tp->ecdev) |
|
|
2251
5023ce75fe91
Fixed suspend/resume for r8169 drivers.
Florian Pose <fp@igh-essen.com>
parents:
1376
diff
changeset
|
3243 |
return -EBUSY; |
| 1353 | 3244 |
|
3245 |
if (!netif_running(dev)) |
|
3246 |
goto out_pci_suspend; |
|
3247 |
||
3248 |
netif_device_detach(dev); |
|
3249 |
netif_stop_queue(dev); |
|
3250 |
||
3251 |
spin_lock_irq(&tp->lock); |
|
3252 |
||
3253 |
rtl8169_asic_down(ioaddr); |
|
3254 |
||
3255 |
dev->stats.rx_missed_errors += RTL_R32(RxMissed); |
|
3256 |
RTL_W32(RxMissed, 0); |
|
3257 |
||
3258 |
spin_unlock_irq(&tp->lock); |
|
3259 |
||
3260 |
out_pci_suspend: |
|
3261 |
pci_save_state(pdev); |
|
3262 |
pci_enable_wake(pdev, pci_choose_state(pdev, state), |
|
3263 |
(tp->features & RTL_FEATURE_WOL) ? 1 : 0); |
|
3264 |
pci_set_power_state(pdev, pci_choose_state(pdev, state)); |
|
3265 |
||
3266 |
return 0; |
|
3267 |
} |
|
3268 |
||
3269 |
static int rtl8169_resume(struct pci_dev *pdev) |
|
3270 |
{
|
|
3271 |
struct net_device *dev = pci_get_drvdata(pdev); |
|
3272 |
struct rtl8169_private *tp = netdev_priv(dev); |
|
3273 |
||
3274 |
if (tp->ecdev) |
|
|
2251
5023ce75fe91
Fixed suspend/resume for r8169 drivers.
Florian Pose <fp@igh-essen.com>
parents:
1376
diff
changeset
|
3275 |
return -EBUSY; |
| 1353 | 3276 |
|
3277 |
pci_set_power_state(pdev, PCI_D0); |
|
3278 |
pci_restore_state(pdev); |
|
3279 |
pci_enable_wake(pdev, PCI_D0, 0); |
|
3280 |
||
3281 |
if (!netif_running(dev)) |
|
3282 |
goto out; |
|
3283 |
||
3284 |
netif_device_attach(dev); |
|
3285 |
||
3286 |
rtl8169_schedule_work(dev, rtl8169_reset_task); |
|
3287 |
out: |
|
3288 |
return 0; |
|
3289 |
} |
|
3290 |
||
3291 |
#endif /* CONFIG_PM */ |
|
3292 |
||
3293 |
static struct pci_driver rtl8169_pci_driver = {
|
|
3294 |
.name = MODULENAME, |
|
3295 |
.id_table = rtl8169_pci_tbl, |
|
3296 |
.probe = rtl8169_init_one, |
|
3297 |
.remove = __devexit_p(rtl8169_remove_one), |
|
3298 |
#ifdef CONFIG_PM |
|
3299 |
.suspend = rtl8169_suspend, |
|
3300 |
.resume = rtl8169_resume, |
|
3301 |
#endif |
|
3302 |
}; |
|
3303 |
||
3304 |
static int __init rtl8169_init_module(void) |
|
3305 |
{
|
|
3306 |
return pci_register_driver(&rtl8169_pci_driver); |
|
3307 |
} |
|
3308 |
||
3309 |
static void __exit rtl8169_cleanup_module(void) |
|
3310 |
{
|
|
3311 |
pci_unregister_driver(&rtl8169_pci_driver); |
|
3312 |
} |
|
3313 |
||
3314 |
module_init(rtl8169_init_module); |
|
3315 |
module_exit(rtl8169_cleanup_module); |