1

/*******************************************************************************

     2

     3

  Intel PRO/1000 Linux driver

     4

  Copyright(c) 1999 - 2009 Intel Corporation.

     5

     6

  This program is free software; you can redistribute it and/or modify it

     7

  under the terms and conditions of the GNU General Public License,

     8

  version 2, as published by the Free Software Foundation.

     9

    10

  This program is distributed in the hope it will be useful, but WITHOUT

    11

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    12

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    13

  more details.

    14

    15

  You should have received a copy of the GNU General Public License along with

    16

  this program; if not, write to the Free Software Foundation, Inc.,

    17

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    18

    19

  The full GNU General Public License is included in this distribution in

    20

  the file called "COPYING".

    21

    22

  Contact Information:

    23

  Linux NICS <linux.nics@intel.com>

    24

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/*

    30

 * 82571EB Gigabit Ethernet Controller

    31

 * 82571EB Gigabit Ethernet Controller (Copper)

    32

 * 82571EB Gigabit Ethernet Controller (Fiber)

    33

 * 82571EB Dual Port Gigabit Mezzanine Adapter

    34

 * 82571EB Quad Port Gigabit Mezzanine Adapter

    35

 * 82571PT Gigabit PT Quad Port Server ExpressModule

    36

 * 82572EI Gigabit Ethernet Controller (Copper)

    37

 * 82572EI Gigabit Ethernet Controller (Fiber)

    38

 * 82572EI Gigabit Ethernet Controller

    39

 * 82573V Gigabit Ethernet Controller (Copper)

    40

 * 82573E Gigabit Ethernet Controller (Copper)

    41

 * 82573L Gigabit Ethernet Controller

    42

 * 82574L Gigabit Network Connection

    43

 * 82583V Gigabit Network Connection

    44

 */

    45

    46

#include "e1000-2.6.34-ethercat.h"

    47

    48

#define ID_LED_RESERVED_F746 0xF746

    49

#define ID_LED_DEFAULT_82573 ((ID_LED_DEF1_DEF2 << 12) | \

    50

			      (ID_LED_OFF1_ON2  <<  8) | \

    51

			      (ID_LED_DEF1_DEF2 <<  4) | \

    52

			      (ID_LED_DEF1_DEF2))

    53

    54

#define E1000_GCR_L1_ACT_WITHOUT_L0S_RX 0x08000000

    55

    56

#define E1000_NVM_INIT_CTRL2_MNGM 0x6000 /* Manageability Operation Mode mask */

    57

    58

static s32 e1000_get_phy_id_82571(struct e1000_hw *hw);

    59

static s32 e1000_setup_copper_link_82571(struct e1000_hw *hw);

    60

static s32 e1000_setup_fiber_serdes_link_82571(struct e1000_hw *hw);

    61

static s32 e1000_check_for_serdes_link_82571(struct e1000_hw *hw);

    62

static s32 e1000_write_nvm_eewr_82571(struct e1000_hw *hw, u16 offset,

    63

				      u16 words, u16 *data);

    64

static s32 e1000_fix_nvm_checksum_82571(struct e1000_hw *hw);

    65

static void e1000_initialize_hw_bits_82571(struct e1000_hw *hw);

    66

static s32 e1000_setup_link_82571(struct e1000_hw *hw);

    67

static void e1000_clear_hw_cntrs_82571(struct e1000_hw *hw);

    68

static void e1000_clear_vfta_82571(struct e1000_hw *hw);

    69

static bool e1000_check_mng_mode_82574(struct e1000_hw *hw);

    70

static s32 e1000_led_on_82574(struct e1000_hw *hw);

    71

static void e1000_put_hw_semaphore_82571(struct e1000_hw *hw);

    72

static void e1000_power_down_phy_copper_82571(struct e1000_hw *hw);

    73

    74

/**

    75

 *  e1000_init_phy_params_82571 - Init PHY func ptrs.

    76

 *  @hw: pointer to the HW structure

    77

 **/

    78

static s32 e1000_init_phy_params_82571(struct e1000_hw *hw)

    79

{

    80

	struct e1000_phy_info *phy = &hw->phy;

    81

	s32 ret_val;

    82

    83

	if (hw->phy.media_type != e1000_media_type_copper) {

    84

		phy->type = e1000_phy_none;

    85

		return 0;

    86

	}

    87

    88

	phy->addr			 = 1;

    89

	phy->autoneg_mask		 = AUTONEG_ADVERTISE_SPEED_DEFAULT;

    90

	phy->reset_delay_us		 = 100;

    91

    92

	phy->ops.power_up		 = e1000_power_up_phy_copper;

    93

	phy->ops.power_down		 = e1000_power_down_phy_copper_82571;

    94

    95

	switch (hw->mac.type) {

    96

	case e1000_82571:

    97

	case e1000_82572:

    98

		phy->type		 = e1000_phy_igp_2;

    99

		break;

   100

	case e1000_82573:

   101

		phy->type		 = e1000_phy_m88;

   102

		break;

   103

	case e1000_82574:

   104

	case e1000_82583:

   105

		phy->type		 = e1000_phy_bm;

   106

		break;

   107

	default:

   108

		return -E1000_ERR_PHY;

   109

		break;

   110

	}

   111

   112

	/* This can only be done after all function pointers are setup. */

   113

	ret_val = e1000_get_phy_id_82571(hw);

   114

   115

	/* Verify phy id */

   116

	switch (hw->mac.type) {

   117

	case e1000_82571:

   118

	case e1000_82572:

   119

		if (phy->id != IGP01E1000_I_PHY_ID)

   120

			return -E1000_ERR_PHY;

   121

		break;

   122

	case e1000_82573:

   123

		if (phy->id != M88E1111_I_PHY_ID)

   124

			return -E1000_ERR_PHY;

   125

		break;

   126

	case e1000_82574:

   127

	case e1000_82583:

   128

		if (phy->id != BME1000_E_PHY_ID_R2)

   129

			return -E1000_ERR_PHY;

   130

		break;

   131

	default:

   132

		return -E1000_ERR_PHY;

   133

		break;

   134

	}

   135

   136

	return 0;

   137

}

   138

   139

/**

   140

 *  e1000_init_nvm_params_82571 - Init NVM func ptrs.

   141

 *  @hw: pointer to the HW structure

   142

 **/

   143

static s32 e1000_init_nvm_params_82571(struct e1000_hw *hw)

   144

{

   145

	struct e1000_nvm_info *nvm = &hw->nvm;

   146

	u32 eecd = er32(EECD);

   147

	u16 size;

   148

   149

	nvm->opcode_bits = 8;

   150

	nvm->delay_usec = 1;

   151

	switch (nvm->override) {

   152

	case e1000_nvm_override_spi_large:

   153

		nvm->page_size = 32;

   154

		nvm->address_bits = 16;

   155

		break;

   156

	case e1000_nvm_override_spi_small:

   157

		nvm->page_size = 8;

   158

		nvm->address_bits = 8;

   159

		break;

   160

	default:

   161

		nvm->page_size = eecd & E1000_EECD_ADDR_BITS ? 32 : 8;

   162

		nvm->address_bits = eecd & E1000_EECD_ADDR_BITS ? 16 : 8;

   163

		break;

   164

	}

   165

   166

	switch (hw->mac.type) {

   167

	case e1000_82573:

   168

	case e1000_82574:

   169

	case e1000_82583:

   170

		if (((eecd >> 15) & 0x3) == 0x3) {

   171

			nvm->type = e1000_nvm_flash_hw;

   172

			nvm->word_size = 2048;

   173

			/*

   174

			 * Autonomous Flash update bit must be cleared due

   175

			 * to Flash update issue.

   176

			 */

   177

			eecd &= ~E1000_EECD_AUPDEN;

   178

			ew32(EECD, eecd);

   179

			break;

   180

		}

   181

		/* Fall Through */

   182

	default:

   183

		nvm->type = e1000_nvm_eeprom_spi;

   184

		size = (u16)((eecd & E1000_EECD_SIZE_EX_MASK) >>

   185

				  E1000_EECD_SIZE_EX_SHIFT);

   186

		/*

   187

		 * Added to a constant, "size" becomes the left-shift value

   188

		 * for setting word_size.

   189

		 */

   190

		size += NVM_WORD_SIZE_BASE_SHIFT;

   191

   192

		/* EEPROM access above 16k is unsupported */

   193

		if (size > 14)

   194

			size = 14;

   195

		nvm->word_size	= 1 << size;

   196

		break;

   197

	}

   198

   199

	return 0;

   200

}

   201

   202

/**

   203

 *  e1000_init_mac_params_82571 - Init MAC func ptrs.

   204

 *  @hw: pointer to the HW structure

   205

 **/

   206

static s32 e1000_init_mac_params_82571(struct e1000_adapter *adapter)

   207

{

   208

	struct e1000_hw *hw = &adapter->hw;

   209

	struct e1000_mac_info *mac = &hw->mac;

   210

	struct e1000_mac_operations *func = &mac->ops;

   211

	u32 swsm = 0;

   212

	u32 swsm2 = 0;

   213

	bool force_clear_smbi = false;

   214

   215

	/* Set media type */

   216

	switch (adapter->pdev->device) {

   217

	case E1000_DEV_ID_82571EB_FIBER:

   218

	case E1000_DEV_ID_82572EI_FIBER:

   219

	case E1000_DEV_ID_82571EB_QUAD_FIBER:

   220

		hw->phy.media_type = e1000_media_type_fiber;

   221

		break;

   222

	case E1000_DEV_ID_82571EB_SERDES:

   223

	case E1000_DEV_ID_82572EI_SERDES:

   224

	case E1000_DEV_ID_82571EB_SERDES_DUAL:

   225

	case E1000_DEV_ID_82571EB_SERDES_QUAD:

   226

		hw->phy.media_type = e1000_media_type_internal_serdes;

   227

		break;

   228

	default:

   229

		hw->phy.media_type = e1000_media_type_copper;

   230

		break;

   231

	}

   232

   233

	/* Set mta register count */

   234

	mac->mta_reg_count = 128;

   235

	/* Set rar entry count */

   236

	mac->rar_entry_count = E1000_RAR_ENTRIES;

   237

	/* Set if manageability features are enabled. */

   238

	mac->arc_subsystem_valid = (er32(FWSM) & E1000_FWSM_MODE_MASK)

   239

	                ? true : false;

   240

	/* Adaptive IFS supported */

   241

	mac->adaptive_ifs = true;

   242

   243

	/* check for link */

   244

	switch (hw->phy.media_type) {

   245

	case e1000_media_type_copper:

   246

		func->setup_physical_interface = e1000_setup_copper_link_82571;

   247

		func->check_for_link = e1000e_check_for_copper_link;

   248

		func->get_link_up_info = e1000e_get_speed_and_duplex_copper;

   249

		break;

   250

	case e1000_media_type_fiber:

   251

		func->setup_physical_interface =

   252

			e1000_setup_fiber_serdes_link_82571;

   253

		func->check_for_link = e1000e_check_for_fiber_link;

   254

		func->get_link_up_info =

   255

			e1000e_get_speed_and_duplex_fiber_serdes;

   256

		break;

   257

	case e1000_media_type_internal_serdes:

   258

		func->setup_physical_interface =

   259

			e1000_setup_fiber_serdes_link_82571;

   260

		func->check_for_link = e1000_check_for_serdes_link_82571;

   261

		func->get_link_up_info =

   262

			e1000e_get_speed_and_duplex_fiber_serdes;

   263

		break;

   264

	default:

   265

		return -E1000_ERR_CONFIG;

   266

		break;

   267

	}

   268

   269

	switch (hw->mac.type) {

   270

	case e1000_82573:

   271

		func->set_lan_id = e1000_set_lan_id_single_port;

   272

		func->check_mng_mode = e1000e_check_mng_mode_generic;

   273

		func->led_on = e1000e_led_on_generic;

   274

		break;

   275

	case e1000_82574:

   276

	case e1000_82583:

   277

		func->set_lan_id = e1000_set_lan_id_single_port;

   278

		func->check_mng_mode = e1000_check_mng_mode_82574;

   279

		func->led_on = e1000_led_on_82574;

   280

		break;

   281

	default:

   282

		func->check_mng_mode = e1000e_check_mng_mode_generic;

   283

		func->led_on = e1000e_led_on_generic;

   284

		break;

   285

	}

   286

   287

	/*

   288

	 * Ensure that the inter-port SWSM.SMBI lock bit is clear before

   289

	 * first NVM or PHY acess. This should be done for single-port

   290

	 * devices, and for one port only on dual-port devices so that

   291

	 * for those devices we can still use the SMBI lock to synchronize

   292

	 * inter-port accesses to the PHY & NVM.

   293

	 */

   294

	switch (hw->mac.type) {

   295

	case e1000_82571:

   296

	case e1000_82572:

   297

		swsm2 = er32(SWSM2);

   298

   299

		if (!(swsm2 & E1000_SWSM2_LOCK)) {

   300

			/* Only do this for the first interface on this card */

   301

			ew32(SWSM2,

   302

			    swsm2 | E1000_SWSM2_LOCK);

   303

			force_clear_smbi = true;

   304

		} else

   305

			force_clear_smbi = false;

   306

		break;

   307

	default:

   308

		force_clear_smbi = true;

   309

		break;

   310

	}

   311

   312

	if (force_clear_smbi) {

   313

		/* Make sure SWSM.SMBI is clear */

   314

		swsm = er32(SWSM);

   315

		if (swsm & E1000_SWSM_SMBI) {

   316

			/* This bit should not be set on a first interface, and

   317

			 * indicates that the bootagent or EFI code has

   318

			 * improperly left this bit enabled

   319

			 */

   320

			e_dbg("Please update your 82571 Bootagent\n");

   321

		}

   322

		ew32(SWSM, swsm & ~E1000_SWSM_SMBI);

   323

	}

   324

   325

	/*

   326

	 * Initialze device specific counter of SMBI acquisition

   327

	 * timeouts.

   328

	 */

   329

	 hw->dev_spec.e82571.smb_counter = 0;

   330

   331

	return 0;

   332

}

   333

   334

static s32 e1000_get_variants_82571(struct e1000_adapter *adapter)

   335

{

   336

	struct e1000_hw *hw = &adapter->hw;

   337

	static int global_quad_port_a; /* global port a indication */

   338

	struct pci_dev *pdev = adapter->pdev;

   339

	int is_port_b = er32(STATUS) & E1000_STATUS_FUNC_1;

   340

	s32 rc;

   341

   342

	rc = e1000_init_mac_params_82571(adapter);

   343

	if (rc)

   344

		return rc;

   345

   346

	rc = e1000_init_nvm_params_82571(hw);

   347

	if (rc)

   348

		return rc;

   349

   350

	rc = e1000_init_phy_params_82571(hw);

   351

	if (rc)

   352

		return rc;

   353

   354

	/* tag quad port adapters first, it's used below */

   355

	switch (pdev->device) {

   356

	case E1000_DEV_ID_82571EB_QUAD_COPPER:

   357

	case E1000_DEV_ID_82571EB_QUAD_FIBER:

   358

	case E1000_DEV_ID_82571EB_QUAD_COPPER_LP:

   359

	case E1000_DEV_ID_82571PT_QUAD_COPPER:

   360

		adapter->flags |= FLAG_IS_QUAD_PORT;

   361

		/* mark the first port */

   362

		if (global_quad_port_a == 0)

   363

			adapter->flags |= FLAG_IS_QUAD_PORT_A;

   364

		/* Reset for multiple quad port adapters */

   365

		global_quad_port_a++;

   366

		if (global_quad_port_a == 4)

   367

			global_quad_port_a = 0;

   368

		break;

   369

	default:

   370

		break;

   371

	}

   372

   373

	switch (adapter->hw.mac.type) {

   374

	case e1000_82571:

   375

		/* these dual ports don't have WoL on port B at all */

   376

		if (((pdev->device == E1000_DEV_ID_82571EB_FIBER) ||

   377

		     (pdev->device == E1000_DEV_ID_82571EB_SERDES) ||

   378

		     (pdev->device == E1000_DEV_ID_82571EB_COPPER)) &&

   379

		    (is_port_b))

   380

			adapter->flags &= ~FLAG_HAS_WOL;

   381

		/* quad ports only support WoL on port A */

   382

		if (adapter->flags & FLAG_IS_QUAD_PORT &&

   383

		    (!(adapter->flags & FLAG_IS_QUAD_PORT_A)))

   384

			adapter->flags &= ~FLAG_HAS_WOL;

   385

		/* Does not support WoL on any port */

   386

		if (pdev->device == E1000_DEV_ID_82571EB_SERDES_QUAD)

   387

			adapter->flags &= ~FLAG_HAS_WOL;

   388

		break;

   389

	case e1000_82573:

   390

	case e1000_82574:

   391

	case e1000_82583:

   392

		/* Disable ASPM L0s due to hardware errata */

   393

		e1000e_disable_aspm(adapter->pdev, PCIE_LINK_STATE_L0S);

   394

   395

		if (pdev->device == E1000_DEV_ID_82573L) {

   396

			adapter->flags |= FLAG_HAS_JUMBO_FRAMES;

   397

			adapter->max_hw_frame_size = DEFAULT_JUMBO;

   398

		}

   399

		break;

   400

	default:

   401

		break;

   402

	}

   403

   404

	return 0;

   405

}

   406

   407

/**

   408

 *  e1000_get_phy_id_82571 - Retrieve the PHY ID and revision

   409

 *  @hw: pointer to the HW structure

   410

 *

   411

 *  Reads the PHY registers and stores the PHY ID and possibly the PHY

   412

 *  revision in the hardware structure.

   413

 **/

   414

static s32 e1000_get_phy_id_82571(struct e1000_hw *hw)

   415

{

   416

	struct e1000_phy_info *phy = &hw->phy;

   417

	s32 ret_val;

   418

	u16 phy_id = 0;

   419

   420

	switch (hw->mac.type) {

   421

	case e1000_82571:

   422

	case e1000_82572:

   423

		/*

   424

		 * The 82571 firmware may still be configuring the PHY.

   425

		 * In this case, we cannot access the PHY until the

   426

		 * configuration is done.  So we explicitly set the

   427

		 * PHY ID.

   428

		 */

   429

		phy->id = IGP01E1000_I_PHY_ID;

   430

		break;

   431

	case e1000_82573:

   432

		return e1000e_get_phy_id(hw);

   433

		break;

   434

	case e1000_82574:

   435

	case e1000_82583:

   436

		ret_val = e1e_rphy(hw, PHY_ID1, &phy_id);

   437

		if (ret_val)

   438

			return ret_val;

   439

   440

		phy->id = (u32)(phy_id << 16);

   441

		udelay(20);

   442

		ret_val = e1e_rphy(hw, PHY_ID2, &phy_id);

   443

		if (ret_val)

   444

			return ret_val;

   445

   446

		phy->id |= (u32)(phy_id);

   447

		phy->revision = (u32)(phy_id & ~PHY_REVISION_MASK);

   448

		break;

   449

	default:

   450

		return -E1000_ERR_PHY;

   451

		break;

   452

	}

   453

   454

	return 0;

   455

}

   456

   457

/**

   458

 *  e1000_get_hw_semaphore_82571 - Acquire hardware semaphore

   459

 *  @hw: pointer to the HW structure

   460

 *

   461

 *  Acquire the HW semaphore to access the PHY or NVM

   462

 **/

   463

static s32 e1000_get_hw_semaphore_82571(struct e1000_hw *hw)

   464

{

   465

	u32 swsm;

   466

	s32 sw_timeout = hw->nvm.word_size + 1;

   467

	s32 fw_timeout = hw->nvm.word_size + 1;

   468

	s32 i = 0;

   469

   470

	/*

   471

	 * If we have timedout 3 times on trying to acquire

   472

	 * the inter-port SMBI semaphore, there is old code

   473

	 * operating on the other port, and it is not

   474

	 * releasing SMBI. Modify the number of times that

   475

	 * we try for the semaphore to interwork with this

   476

	 * older code.

   477

	 */

   478

	if (hw->dev_spec.e82571.smb_counter > 2)

   479

		sw_timeout = 1;

   480

   481

	/* Get the SW semaphore */

   482

	while (i < sw_timeout) {

   483

		swsm = er32(SWSM);

   484

		if (!(swsm & E1000_SWSM_SMBI))

   485

			break;

   486

   487

		udelay(50);

   488

		i++;

   489

	}

   490

   491

	if (i == sw_timeout) {

   492

		e_dbg("Driver can't access device - SMBI bit is set.\n");

   493

		hw->dev_spec.e82571.smb_counter++;

   494

	}

   495

	/* Get the FW semaphore. */

   496

	for (i = 0; i < fw_timeout; i++) {

   497

		swsm = er32(SWSM);

   498

		ew32(SWSM, swsm | E1000_SWSM_SWESMBI);

   499

   500

		/* Semaphore acquired if bit latched */

   501

		if (er32(SWSM) & E1000_SWSM_SWESMBI)

   502

			break;

   503

   504

		udelay(50);

   505

	}

   506

   507

	if (i == fw_timeout) {

   508

		/* Release semaphores */

   509

		e1000_put_hw_semaphore_82571(hw);

   510

		e_dbg("Driver can't access the NVM\n");

   511

		return -E1000_ERR_NVM;

   512

	}

   513

   514

	return 0;

   515

}

   516

   517

/**

   518

 *  e1000_put_hw_semaphore_82571 - Release hardware semaphore

   519

 *  @hw: pointer to the HW structure

   520

 *

   521

 *  Release hardware semaphore used to access the PHY or NVM

   522

 **/

   523

static void e1000_put_hw_semaphore_82571(struct e1000_hw *hw)

   524

{

   525

	u32 swsm;

   526

   527

	swsm = er32(SWSM);

   528

	swsm &= ~(E1000_SWSM_SMBI | E1000_SWSM_SWESMBI);

   529

	ew32(SWSM, swsm);

   530

}