1

/*******************************************************************************

     2

     3

  Intel PRO/1000 Linux driver

     4

  Copyright(c) 1999 - 2006 Intel Corporation.

     5

     6

  This program is free software; you can redistribute it and/or modify it

     7

  under the terms and conditions of the GNU General Public License,

     8

  version 2, as published by the Free Software Foundation.

     9

    10

  This program is distributed in the hope it will be useful, but WITHOUT

    11

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    12

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    13

  more details.

    14

    15

  You should have received a copy of the GNU General Public License along with

    16

  this program; if not, write to the Free Software Foundation, Inc.,

    17

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    18

    19

  The full GNU General Public License is included in this distribution in

    20

  the file called "COPYING".

    21

    22

  Contact Information:

    23

  Linux NICS <linux.nics@intel.com>

    24

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/* e1000_hw.h

    30

 * Structures, enums, and macros for the MAC

    31

 */

    32

    33

#ifndef _E1000_HW_H_

    34

#define _E1000_HW_H_

    35

    36

#include "e1000_osdep-3.12-ethercat.h"

    37

    38

    39

/* Forward declarations of structures used by the shared code */

    40

struct e1000_hw;

    41

struct e1000_hw_stats;

    42

    43

/* Enumerated types specific to the e1000 hardware */

    44

/* Media Access Controllers */

    45

typedef enum {

    46

	e1000_undefined = 0,

    47

	e1000_82542_rev2_0,

    48

	e1000_82542_rev2_1,

    49

	e1000_82543,

    50

	e1000_82544,

    51

	e1000_82540,

    52

	e1000_82545,

    53

	e1000_82545_rev_3,

    54

	e1000_82546,

    55

	e1000_ce4100,

    56

	e1000_82546_rev_3,

    57

	e1000_82541,

    58

	e1000_82541_rev_2,

    59

	e1000_82547,

    60

	e1000_82547_rev_2,

    61

	e1000_num_macs

    62

} e1000_mac_type;

    63

    64

typedef enum {

    65

	e1000_eeprom_uninitialized = 0,

    66

	e1000_eeprom_spi,

    67

	e1000_eeprom_microwire,

    68

	e1000_eeprom_flash,

    69

	e1000_eeprom_none,	/* No NVM support */

    70

	e1000_num_eeprom_types

    71

} e1000_eeprom_type;

    72

    73

/* Media Types */

    74

typedef enum {

    75

	e1000_media_type_copper = 0,

    76

	e1000_media_type_fiber = 1,

    77

	e1000_media_type_internal_serdes = 2,

    78

	e1000_num_media_types

    79

} e1000_media_type;

    80

    81

typedef enum {

    82

	e1000_10_half = 0,

    83

	e1000_10_full = 1,

    84

	e1000_100_half = 2,

    85

	e1000_100_full = 3

    86

} e1000_speed_duplex_type;

    87

    88

/* Flow Control Settings */

    89

typedef enum {

    90

	E1000_FC_NONE = 0,

    91

	E1000_FC_RX_PAUSE = 1,

    92

	E1000_FC_TX_PAUSE = 2,

    93

	E1000_FC_FULL = 3,

    94

	E1000_FC_DEFAULT = 0xFF

    95

} e1000_fc_type;

    96

    97

struct e1000_shadow_ram {

    98

	u16 eeprom_word;

    99

	bool modified;

   100

};

   101

   102

/* PCI bus types */

   103

typedef enum {

   104

	e1000_bus_type_unknown = 0,

   105

	e1000_bus_type_pci,

   106

	e1000_bus_type_pcix,

   107

	e1000_bus_type_reserved

   108

} e1000_bus_type;

   109

   110

/* PCI bus speeds */

   111

typedef enum {

   112

	e1000_bus_speed_unknown = 0,

   113

	e1000_bus_speed_33,

   114

	e1000_bus_speed_66,

   115

	e1000_bus_speed_100,

   116

	e1000_bus_speed_120,

   117

	e1000_bus_speed_133,

   118

	e1000_bus_speed_reserved

   119

} e1000_bus_speed;

   120

   121

/* PCI bus widths */

   122

typedef enum {

   123

	e1000_bus_width_unknown = 0,

   124

	e1000_bus_width_32,

   125

	e1000_bus_width_64,

   126

	e1000_bus_width_reserved

   127

} e1000_bus_width;

   128

   129

/* PHY status info structure and supporting enums */

   130

typedef enum {

   131

	e1000_cable_length_50 = 0,

   132

	e1000_cable_length_50_80,

   133

	e1000_cable_length_80_110,

   134

	e1000_cable_length_110_140,

   135

	e1000_cable_length_140,

   136

	e1000_cable_length_undefined = 0xFF

   137

} e1000_cable_length;

   138

   139

typedef enum {

   140

	e1000_gg_cable_length_60 = 0,

   141

	e1000_gg_cable_length_60_115 = 1,

   142

	e1000_gg_cable_length_115_150 = 2,

   143

	e1000_gg_cable_length_150 = 4

   144

} e1000_gg_cable_length;

   145

   146

typedef enum {

   147

	e1000_igp_cable_length_10 = 10,

   148

	e1000_igp_cable_length_20 = 20,

   149

	e1000_igp_cable_length_30 = 30,

   150

	e1000_igp_cable_length_40 = 40,

   151

	e1000_igp_cable_length_50 = 50,

   152

	e1000_igp_cable_length_60 = 60,

   153

	e1000_igp_cable_length_70 = 70,

   154

	e1000_igp_cable_length_80 = 80,

   155

	e1000_igp_cable_length_90 = 90,

   156

	e1000_igp_cable_length_100 = 100,

   157

	e1000_igp_cable_length_110 = 110,

   158

	e1000_igp_cable_length_115 = 115,

   159

	e1000_igp_cable_length_120 = 120,

   160

	e1000_igp_cable_length_130 = 130,

   161

	e1000_igp_cable_length_140 = 140,

   162

	e1000_igp_cable_length_150 = 150,

   163

	e1000_igp_cable_length_160 = 160,

   164

	e1000_igp_cable_length_170 = 170,

   165

	e1000_igp_cable_length_180 = 180

   166

} e1000_igp_cable_length;

   167

   168

typedef enum {

   169

	e1000_10bt_ext_dist_enable_normal = 0,

   170

	e1000_10bt_ext_dist_enable_lower,

   171

	e1000_10bt_ext_dist_enable_undefined = 0xFF

   172

} e1000_10bt_ext_dist_enable;

   173

   174

typedef enum {

   175

	e1000_rev_polarity_normal = 0,

   176

	e1000_rev_polarity_reversed,

   177

	e1000_rev_polarity_undefined = 0xFF

   178

} e1000_rev_polarity;

   179

   180

typedef enum {

   181

	e1000_downshift_normal = 0,

   182

	e1000_downshift_activated,

   183

	e1000_downshift_undefined = 0xFF

   184

} e1000_downshift;

   185

   186

typedef enum {

   187

	e1000_smart_speed_default = 0,

   188

	e1000_smart_speed_on,

   189

	e1000_smart_speed_off

   190

} e1000_smart_speed;

   191

   192

typedef enum {

   193

	e1000_polarity_reversal_enabled = 0,

   194

	e1000_polarity_reversal_disabled,

   195

	e1000_polarity_reversal_undefined = 0xFF

   196

} e1000_polarity_reversal;

   197

   198

typedef enum {

   199

	e1000_auto_x_mode_manual_mdi = 0,

   200

	e1000_auto_x_mode_manual_mdix,

   201

	e1000_auto_x_mode_auto1,

   202

	e1000_auto_x_mode_auto2,

   203

	e1000_auto_x_mode_undefined = 0xFF

   204

} e1000_auto_x_mode;

   205

   206

typedef enum {

   207

	e1000_1000t_rx_status_not_ok = 0,

   208

	e1000_1000t_rx_status_ok,

   209

	e1000_1000t_rx_status_undefined = 0xFF

   210

} e1000_1000t_rx_status;

   211

   212

typedef enum {

   213

	e1000_phy_m88 = 0,

   214

	e1000_phy_igp,

   215

	e1000_phy_8211,

   216

	e1000_phy_8201,

   217

	e1000_phy_undefined = 0xFF

   218

} e1000_phy_type;

   219

   220

typedef enum {

   221

	e1000_ms_hw_default = 0,

   222

	e1000_ms_force_master,

   223

	e1000_ms_force_slave,

   224

	e1000_ms_auto

   225

} e1000_ms_type;

   226

   227

typedef enum {

   228

	e1000_ffe_config_enabled = 0,

   229

	e1000_ffe_config_active,

   230

	e1000_ffe_config_blocked

   231

} e1000_ffe_config;

   232

   233

typedef enum {

   234

	e1000_dsp_config_disabled = 0,

   235

	e1000_dsp_config_enabled,

   236

	e1000_dsp_config_activated,

   237

	e1000_dsp_config_undefined = 0xFF

   238

} e1000_dsp_config;

   239

   240

struct e1000_phy_info {

   241

	e1000_cable_length cable_length;

   242

	e1000_10bt_ext_dist_enable extended_10bt_distance;

   243

	e1000_rev_polarity cable_polarity;

   244

	e1000_downshift downshift;

   245

	e1000_polarity_reversal polarity_correction;

   246

	e1000_auto_x_mode mdix_mode;

   247

	e1000_1000t_rx_status local_rx;

   248

	e1000_1000t_rx_status remote_rx;

   249

};

   250

   251

struct e1000_phy_stats {

   252

	u32 idle_errors;

   253

	u32 receive_errors;

   254

};

   255

   256

struct e1000_eeprom_info {

   257

	e1000_eeprom_type type;

   258

	u16 word_size;

   259

	u16 opcode_bits;

   260

	u16 address_bits;

   261

	u16 delay_usec;

   262

	u16 page_size;

   263

};

   264

   265

/* Flex ASF Information */

   266

#define E1000_HOST_IF_MAX_SIZE  2048

   267

   268

typedef enum {

   269

	e1000_byte_align = 0,

   270

	e1000_word_align = 1,

   271

	e1000_dword_align = 2

   272

} e1000_align_type;

   273

   274

/* Error Codes */

   275

#define E1000_SUCCESS      0

   276

#define E1000_ERR_EEPROM   1

   277

#define E1000_ERR_PHY      2

   278

#define E1000_ERR_CONFIG   3

   279

#define E1000_ERR_PARAM    4

   280

#define E1000_ERR_MAC_TYPE 5

   281

#define E1000_ERR_PHY_TYPE 6

   282

#define E1000_ERR_RESET   9

   283

#define E1000_ERR_MASTER_REQUESTS_PENDING 10

   284

#define E1000_ERR_HOST_INTERFACE_COMMAND 11

   285

#define E1000_BLK_PHY_RESET   12

   286

   287

#define E1000_BYTE_SWAP_WORD(_value) ((((_value) & 0x00ff) << 8) | \

   288

                                     (((_value) & 0xff00) >> 8))

   289

   290

/* Function prototypes */

   291

/* Initialization */

   292

s32 e1000_reset_hw(struct e1000_hw *hw);

   293

s32 e1000_init_hw(struct e1000_hw *hw);

   294

s32 e1000_set_mac_type(struct e1000_hw *hw);

   295

void e1000_set_media_type(struct e1000_hw *hw);

   296

   297

/* Link Configuration */

   298

s32 e1000_setup_link(struct e1000_hw *hw);

   299

s32 e1000_phy_setup_autoneg(struct e1000_hw *hw);

   300

void e1000_config_collision_dist(struct e1000_hw *hw);

   301

s32 e1000_check_for_link(struct e1000_hw *hw);

   302

s32 e1000_get_speed_and_duplex(struct e1000_hw *hw, u16 * speed, u16 * duplex);

   303

s32 e1000_force_mac_fc(struct e1000_hw *hw);

   304

   305

/* PHY */

   306

s32 e1000_read_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 * phy_data);

   307

s32 e1000_write_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 data);

   308

s32 e1000_phy_hw_reset(struct e1000_hw *hw);

   309

s32 e1000_phy_reset(struct e1000_hw *hw);

   310

s32 e1000_phy_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);

   311

s32 e1000_validate_mdi_setting(struct e1000_hw *hw);

   312

   313

/* EEPROM Functions */

   314

s32 e1000_init_eeprom_params(struct e1000_hw *hw);

   315

   316

/* MNG HOST IF functions */

   317

u32 e1000_enable_mng_pass_thru(struct e1000_hw *hw);

   318

   319

#define E1000_MNG_DHCP_TX_PAYLOAD_CMD   64

   320

#define E1000_HI_MAX_MNG_DATA_LENGTH    0x6F8	/* Host Interface data length */

   321

   322

#define E1000_MNG_DHCP_COMMAND_TIMEOUT  10	/* Time in ms to process MNG command */

   323

#define E1000_MNG_DHCP_COOKIE_OFFSET    0x6F0	/* Cookie offset */

   324

#define E1000_MNG_DHCP_COOKIE_LENGTH    0x10	/* Cookie length */

   325

#define E1000_MNG_IAMT_MODE             0x3

   326

#define E1000_MNG_ICH_IAMT_MODE         0x2

   327

#define E1000_IAMT_SIGNATURE            0x544D4149	/* Intel(R) Active Management Technology signature */

   328

   329

#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT 0x1	/* DHCP parsing enabled */

   330

#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT    0x2	/* DHCP parsing enabled */

   331

#define E1000_VFTA_ENTRY_SHIFT                       0x5

   332

#define E1000_VFTA_ENTRY_MASK                        0x7F

   333

#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK              0x1F

   334

   335

struct e1000_host_mng_command_header {

   336

	u8 command_id;

   337

	u8 checksum;

   338

	u16 reserved1;

   339

	u16 reserved2;

   340

	u16 command_length;

   341

};

   342

   343

struct e1000_host_mng_command_info {

   344

	struct e1000_host_mng_command_header command_header;	/* Command Head/Command Result Head has 4 bytes */

   345

	u8 command_data[E1000_HI_MAX_MNG_DATA_LENGTH];	/* Command data can length 0..0x658 */

   346

};

   347

#ifdef __BIG_ENDIAN

   348

struct e1000_host_mng_dhcp_cookie {

   349

	u32 signature;

   350

	u16 vlan_id;

   351

	u8 reserved0;

   352

	u8 status;

   353

	u32 reserved1;

   354

	u8 checksum;

   355

	u8 reserved3;

   356

	u16 reserved2;

   357

};

   358

#else

   359

struct e1000_host_mng_dhcp_cookie {

   360

	u32 signature;

   361

	u8 status;

   362

	u8 reserved0;

   363

	u16 vlan_id;

   364

	u32 reserved1;

   365

	u16 reserved2;

   366

	u8 reserved3;

   367

	u8 checksum;

   368

};

   369

#endif

   370

   371

bool e1000_check_mng_mode(struct e1000_hw *hw);

   372

s32 e1000_read_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);

   373

s32 e1000_validate_eeprom_checksum(struct e1000_hw *hw);

   374

s32 e1000_update_eeprom_checksum(struct e1000_hw *hw);

   375

s32 e1000_write_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);

   376

s32 e1000_read_mac_addr(struct e1000_hw *hw);

   377

   378

/* Filters (multicast, vlan, receive) */

   379

u32 e1000_hash_mc_addr(struct e1000_hw *hw, u8 * mc_addr);

   380

void e1000_mta_set(struct e1000_hw *hw, u32 hash_value);

   381

void e1000_rar_set(struct e1000_hw *hw, u8 * mc_addr, u32 rar_index);

   382

void e1000_write_vfta(struct e1000_hw *hw, u32 offset, u32 value);

   383

   384

/* LED functions */

   385

s32 e1000_setup_led(struct e1000_hw *hw);

   386

s32 e1000_cleanup_led(struct e1000_hw *hw);

   387

s32 e1000_led_on(struct e1000_hw *hw);

   388

s32 e1000_led_off(struct e1000_hw *hw);

   389

s32 e1000_blink_led_start(struct e1000_hw *hw);

   390

   391

/* Adaptive IFS Functions */

   392

   393

/* Everything else */

   394

void e1000_reset_adaptive(struct e1000_hw *hw);

   395

void e1000_update_adaptive(struct e1000_hw *hw);

   396

void e1000_tbi_adjust_stats(struct e1000_hw *hw, struct e1000_hw_stats *stats,

   397

			    u32 frame_len, u8 * mac_addr);

   398

void e1000_get_bus_info(struct e1000_hw *hw);

   399

void e1000_pci_set_mwi(struct e1000_hw *hw);

   400

void e1000_pci_clear_mwi(struct e1000_hw *hw);

   401

void e1000_pcix_set_mmrbc(struct e1000_hw *hw, int mmrbc);

   402

int e1000_pcix_get_mmrbc(struct e1000_hw *hw);

   403

/* Port I/O is only supported on 82544 and newer */

   404

void e1000_io_write(struct e1000_hw *hw, unsigned long port, u32 value);

   405

   406

#define E1000_READ_REG_IO(a, reg) \

   407

    e1000_read_reg_io((a), E1000_##reg)

   408

#define E1000_WRITE_REG_IO(a, reg, val) \

   409

    e1000_write_reg_io((a), E1000_##reg, val)

   410

   411

/* PCI Device IDs */

   412

#define E1000_DEV_ID_82542               0x1000

   413

#define E1000_DEV_ID_82543GC_FIBER       0x1001

   414

#define E1000_DEV_ID_82543GC_COPPER      0x1004

   415

#define E1000_DEV_ID_82544EI_COPPER      0x1008

   416

#define E1000_DEV_ID_82544EI_FIBER       0x1009

   417

#define E1000_DEV_ID_82544GC_COPPER      0x100C

   418

#define E1000_DEV_ID_82544GC_LOM         0x100D

   419

#define E1000_DEV_ID_82540EM             0x100E

   420

#define E1000_DEV_ID_82540EM_LOM         0x1015

   421

#define E1000_DEV_ID_82540EP_LOM         0x1016

   422

#define E1000_DEV_ID_82540EP             0x1017

   423

#define E1000_DEV_ID_82540EP_LP          0x101E

   424

#define E1000_DEV_ID_82545EM_COPPER      0x100F

   425

#define E1000_DEV_ID_82545EM_FIBER       0x1011

   426

#define E1000_DEV_ID_82545GM_COPPER      0x1026

   427

#define E1000_DEV_ID_82545GM_FIBER       0x1027

   428

#define E1000_DEV_ID_82545GM_SERDES      0x1028

   429

#define E1000_DEV_ID_82546EB_COPPER      0x1010

   430

#define E1000_DEV_ID_82546EB_FIBER       0x1012

   431

#define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D

   432

#define E1000_DEV_ID_82541EI             0x1013

   433

#define E1000_DEV_ID_82541EI_MOBILE      0x1018

   434

#define E1000_DEV_ID_82541ER_LOM         0x1014

   435

#define E1000_DEV_ID_82541ER             0x1078

   436

#define E1000_DEV_ID_82547GI             0x1075

   437

#define E1000_DEV_ID_82541GI             0x1076

   438

#define E1000_DEV_ID_82541GI_MOBILE      0x1077

   439

#define E1000_DEV_ID_82541GI_LF          0x107C

   440

#define E1000_DEV_ID_82546GB_COPPER      0x1079

   441

#define E1000_DEV_ID_82546GB_FIBER       0x107A

   442

#define E1000_DEV_ID_82546GB_SERDES      0x107B

   443

#define E1000_DEV_ID_82546GB_PCIE        0x108A

   444

#define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099

   445

#define E1000_DEV_ID_82547EI             0x1019

   446

#define E1000_DEV_ID_82547EI_MOBILE      0x101A

   447

#define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5

   448

#define E1000_DEV_ID_INTEL_CE4100_GBE    0x2E6E

   449

   450

#define NODE_ADDRESS_SIZE 6

   451

   452

/* MAC decode size is 128K - This is the size of BAR0 */

   453

#define MAC_DECODE_SIZE (128 * 1024)

   454

   455

#define E1000_82542_2_0_REV_ID 2

   456

#define E1000_82542_2_1_REV_ID 3

   457

#define E1000_REVISION_0       0

   458

#define E1000_REVISION_1       1

   459

#define E1000_REVISION_2       2

   460

#define E1000_REVISION_3       3

   461

   462

#define SPEED_10    10

   463

#define SPEED_100   100

   464

#define SPEED_1000  1000

   465

#define HALF_DUPLEX 1

   466

#define FULL_DUPLEX 2

   467

   468

/* The sizes (in bytes) of a ethernet packet */

   469

#define ENET_HEADER_SIZE             14

   470

#define MINIMUM_ETHERNET_FRAME_SIZE  64	/* With FCS */

   471

#define ETHERNET_FCS_SIZE            4

   472

#define MINIMUM_ETHERNET_PACKET_SIZE \

   473

    (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)

   474

#define CRC_LENGTH                   ETHERNET_FCS_SIZE

   475

#define MAX_JUMBO_FRAME_SIZE         0x3F00

   476

   477

/* 802.1q VLAN Packet Sizes */

   478

#define VLAN_TAG_SIZE  4	/* 802.3ac tag (not DMAed) */

   479

   480

/* Ethertype field values */

   481

#define ETHERNET_IEEE_VLAN_TYPE 0x8100	/* 802.3ac packet */

   482

#define ETHERNET_IP_TYPE        0x0800	/* IP packets */

   483

#define ETHERNET_ARP_TYPE       0x0806	/* Address Resolution Protocol (ARP) */

   484

   485

/* Packet Header defines */

   486

#define IP_PROTOCOL_TCP    6

   487

#define IP_PROTOCOL_UDP    0x11

   488

   489

/* This defines the bits that are set in the Interrupt Mask

   490

 * Set/Read Register.  Each bit is documented below:

   491

 *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)

   492

 *   o RXSEQ  = Receive Sequence Error

   493

 */

   494

#define POLL_IMS_ENABLE_MASK ( \

   495

    E1000_IMS_RXDMT0 |         \

   496

    E1000_IMS_RXSEQ)

   497

   498

/* This defines the bits that are set in the Interrupt Mask

   499

 * Set/Read Register.  Each bit is documented below:

   500

 *   o RXT0   = Receiver Timer Interrupt (ring 0)

   501

 *   o TXDW   = Transmit Descriptor Written Back

   502

 *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)

   503

 *   o RXSEQ  = Receive Sequence Error

   504

 *   o LSC    = Link Status Change

   505

 */

   506

#define IMS_ENABLE_MASK ( \

   507

    E1000_IMS_RXT0   |    \

   508

    E1000_IMS_TXDW   |    \

   509

    E1000_IMS_RXDMT0 |    \

   510

    E1000_IMS_RXSEQ  |    \

   511

    E1000_IMS_LSC)

   512

   513

/* Number of high/low register pairs in the RAR. The RAR (Receive Address

   514

 * Registers) holds the directed and multicast addresses that we monitor. We

   515

 * reserve one of these spots for our directed address, allowing us room for

   516

 * E1000_RAR_ENTRIES - 1 multicast addresses.

   517

 */

   518

#define E1000_RAR_ENTRIES 15

   519

   520

#define MIN_NUMBER_OF_DESCRIPTORS  8

   521

#define MAX_NUMBER_OF_DESCRIPTORS  0xFFF8

   522

   523

/* Receive Descriptor */

   524

struct e1000_rx_desc {

   525

	__le64 buffer_addr;	/* Address of the descriptor's data buffer */

   526

	__le16 length;		/* Length of data DMAed into data buffer */

   527

	__le16 csum;		/* Packet checksum */

   528

	u8 status;		/* Descriptor status */

   529

	u8 errors;		/* Descriptor Errors */

   530