1

/*

     2

 * forcedeth: Ethernet driver for NVIDIA nForce media access controllers.

     3

 *

     4

 * Note: This driver is a cleanroom reimplementation based on reverse

     5

 *      engineered documentation written by Carl-Daniel Hailfinger

     6

 *      and Andrew de Quincey. It's neither supported nor endorsed

     7

 *      by NVIDIA Corp. Use at your own risk.

     8

 *

     9

 * NVIDIA, nForce and other NVIDIA marks are trademarks or registered

    10

 * trademarks of NVIDIA Corporation in the United States and other

    11

 * countries.

    12

 *

    13

 * Copyright (C) 2003,4,5 Manfred Spraul

    14

 * Copyright (C) 2004 Andrew de Quincey (wol support)

    15

 * Copyright (C) 2004 Carl-Daniel Hailfinger (invalid MAC handling, insane

    16

 *		IRQ rate fixes, bigendian fixes, cleanups, verification)

    17

 * Copyright (c) 2004 NVIDIA Corporation

    18

 *

    19

 * This program is free software; you can redistribute it and/or modify

    20

 * it under the terms of the GNU General Public License as published by

    21

 * the Free Software Foundation; either version 2 of the License, or

    22

 * (at your option) any later version.

    23

 *

    24

 * This program is distributed in the hope that it will be useful,

    25

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

    26

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

    27

 * GNU General Public License for more details.

    28

 *

    29

 * You should have received a copy of the GNU General Public License

    30

 * along with this program; if not, write to the Free Software

    31

 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA

    32

 *

    33

 * Changelog:

    34

 * 	0.01: 05 Oct 2003: First release that compiles without warnings.

    35

 * 	0.02: 05 Oct 2003: Fix bug for nv_drain_tx: do not try to free NULL skbs.

    36

 * 			   Check all PCI BARs for the register window.

    37

 * 			   udelay added to mii_rw.

    38

 * 	0.03: 06 Oct 2003: Initialize dev->irq.

    39

 * 	0.04: 07 Oct 2003: Initialize np->lock, reduce handled irqs, add printks.

    40

 * 	0.05: 09 Oct 2003: printk removed again, irq status print tx_timeout.

    41

 * 	0.06: 10 Oct 2003: MAC Address read updated, pff flag generation updated,

    42

 * 			   irq mask updated

    43

 * 	0.07: 14 Oct 2003: Further irq mask updates.

    44

 * 	0.08: 20 Oct 2003: rx_desc.Length initialization added, nv_alloc_rx refill

    45

 * 			   added into irq handler, NULL check for drain_ring.

    46

 * 	0.09: 20 Oct 2003: Basic link speed irq implementation. Only handle the

    47

 * 			   requested interrupt sources.

    48

 * 	0.10: 20 Oct 2003: First cleanup for release.

    49

 * 	0.11: 21 Oct 2003: hexdump for tx added, rx buffer sizes increased.

    50

 * 			   MAC Address init fix, set_multicast cleanup.

    51

 * 	0.12: 23 Oct 2003: Cleanups for release.

    52

 * 	0.13: 25 Oct 2003: Limit for concurrent tx packets increased to 10.

    53

 * 			   Set link speed correctly. start rx before starting

    54

 * 			   tx (nv_start_rx sets the link speed).

    55

 * 	0.14: 25 Oct 2003: Nic dependant irq mask.

    56

 * 	0.15: 08 Nov 2003: fix smp deadlock with set_multicast_list during

    57

 * 			   open.

    58

 * 	0.16: 15 Nov 2003: include file cleanup for ppc64, rx buffer size

    59

 * 			   increased to 1628 bytes.

    60

 * 	0.17: 16 Nov 2003: undo rx buffer size increase. Substract 1 from

    61

 * 			   the tx length.

    62

 * 	0.18: 17 Nov 2003: fix oops due to late initialization of dev_stats

    63

 * 	0.19: 29 Nov 2003: Handle RxNoBuf, detect & handle invalid mac

    64

 * 			   addresses, really stop rx if already running

    65

 * 			   in nv_start_rx, clean up a bit.

    66

 * 	0.20: 07 Dec 2003: alloc fixes

    67

 * 	0.21: 12 Jan 2004: additional alloc fix, nic polling fix.

    68

 *	0.22: 19 Jan 2004: reprogram timer to a sane rate, avoid lockup

    69

 *			   on close.

    70

 *	0.23: 26 Jan 2004: various small cleanups

    71

 *	0.24: 27 Feb 2004: make driver even less anonymous in backtraces

    72

 *	0.25: 09 Mar 2004: wol support

    73

 *	0.26: 03 Jun 2004: netdriver specific annotation, sparse-related fixes

    74

 *	0.27: 19 Jun 2004: Gigabit support, new descriptor rings,

    75

 *			   added CK804/MCP04 device IDs, code fixes

    76

 *			   for registers, link status and other minor fixes.

    77

 *	0.28: 21 Jun 2004: Big cleanup, making driver mostly endian safe

    78

 *	0.29: 31 Aug 2004: Add backup timer for link change notification.

    79

 *	0.30: 25 Sep 2004: rx checksum support for nf 250 Gb. Add rx reset

    80

 *			   into nv_close, otherwise reenabling for wol can

    81

 *			   cause DMA to kfree'd memory.

    82

 *	0.31: 14 Nov 2004: ethtool support for getting/setting link

    83

 *			   capabilities.

    84

 *	0.32: 16 Apr 2005: RX_ERROR4 handling added.

    85

 *	0.33: 16 May 2005: Support for MCP51 added.

    86

 *	0.34: 18 Jun 2005: Add DEV_NEED_LINKTIMER to all nForce nics.

    87

 *	0.35: 26 Jun 2005: Support for MCP55 added.

    88

 *	0.36: 28 Jun 2005: Add jumbo frame support.

    89

 *	0.37: 10 Jul 2005: Additional ethtool support, cleanup of pci id list

    90

 *	0.38: 16 Jul 2005: tx irq rewrite: Use global flags instead of

    91

 *			   per-packet flags.

    92

 *	0.39: 18 Jul 2005: Add 64bit descriptor support.

    93

 *	0.40: 19 Jul 2005: Add support for mac address change.

    94

 *	0.41: 30 Jul 2005: Write back original MAC in nv_close instead

    95

 *			   of nv_remove

    96

 *	0.42: 06 Aug 2005: Fix lack of link speed initialization

    97

 *			   in the second (and later) nv_open call

    98

 *	0.43: 10 Aug 2005: Add support for tx checksum.

    99

 *	0.44: 20 Aug 2005: Add support for scatter gather and segmentation.

   100

 *	0.45: 18 Sep 2005: Remove nv_stop/start_rx from every link check

   101

 *	0.46: 20 Oct 2005: Add irq optimization modes.

   102

 *	0.47: 26 Oct 2005: Add phyaddr 0 in phy scan.

   103

 *	0.48: 24 Dec 2005: Disable TSO, bugfix for pci_map_single

   104

 *	0.49: 10 Dec 2005: Fix tso for large buffers.

   105

 *	0.50: 20 Jan 2006: Add 8021pq tagging support.

   106

 *	0.51: 20 Jan 2006: Add 64bit consistent memory allocation for rings.

   107

 *	0.52: 20 Jan 2006: Add MSI/MSIX support.

   108

 *	0.53: 19 Mar 2006: Fix init from low power mode and add hw reset.

   109

 *	0.54: 21 Mar 2006: Fix spin locks for multi irqs and cleanup.

   110

 *	0.55: 22 Mar 2006: Add flow control (pause frame).

   111

 *	0.56: 22 Mar 2006: Additional ethtool config and moduleparam support.

   112

 *	0.57: 14 May 2006: Mac address set in probe/remove and order corrections.

   113

 *

   114

 * Known bugs:

   115

 * We suspect that on some hardware no TX done interrupts are generated.

   116

 * This means recovery from netif_stop_queue only happens if the hw timer

   117

 * interrupt fires (100 times/second, configurable with NVREG_POLL_DEFAULT)

   118

 * and the timer is active in the IRQMask, or if a rx packet arrives by chance.

   119

 * If your hardware reliably generates tx done interrupts, then you can remove

   120

 * DEV_NEED_TIMERIRQ from the driver_data flags.

   121

 * DEV_NEED_TIMERIRQ will not harm you on sane hardware, only generating a few

   122

 * superfluous timer interrupts from the nic.

   123

 */

   124

#ifdef CONFIG_FORCEDETH_NAPI

   125

#define DRIVERNAPI "-NAPI"

   126

#else

   127

#define DRIVERNAPI

   128

#endif

   129

#define FORCEDETH_VERSION		"0.57"

   130

#define DRV_NAME			"forcedeth"

   131

   132

#include <linux/module.h>

   133

#include <linux/types.h>

   134

#include <linux/pci.h>

   135

#include <linux/interrupt.h>

   136

#include <linux/netdevice.h>

   137

#include <linux/etherdevice.h>

   138

#include <linux/delay.h>

   139

#include <linux/spinlock.h>

   140

#include <linux/ethtool.h>

   141

#include <linux/timer.h>

   142

#include <linux/skbuff.h>

   143

#include <linux/mii.h>

   144

#include <linux/random.h>

   145

#include <linux/init.h>

   146

#include <linux/if_vlan.h>

   147

#include <linux/dma-mapping.h>

   148

   149

#include <asm/irq.h>

   150

#include <asm/io.h>

   151

#include <asm/uaccess.h>

   152

#include <asm/system.h>

   153

   154

#if 0

   155

#define dprintk			printk

   156

#else

   157

#define dprintk(x...)		do { } while (0)

   158

#endif

   159

   160

   161

/*

   162

 * Hardware access:

   163

 */

   164

   165

#define DEV_NEED_TIMERIRQ	0x0001  /* set the timer irq flag in the irq mask */

   166

#define DEV_NEED_LINKTIMER	0x0002	/* poll link settings. Relies on the timer irq */

   167

#define DEV_HAS_LARGEDESC	0x0004	/* device supports jumbo frames and needs packet format 2 */

   168

#define DEV_HAS_HIGH_DMA        0x0008  /* device supports 64bit dma */

   169

#define DEV_HAS_CHECKSUM        0x0010  /* device supports tx and rx checksum offloads */

   170

#define DEV_HAS_VLAN            0x0020  /* device supports vlan tagging and striping */

   171

#define DEV_HAS_MSI             0x0040  /* device supports MSI */

   172

#define DEV_HAS_MSI_X           0x0080  /* device supports MSI-X */

   173

#define DEV_HAS_POWER_CNTRL     0x0100  /* device supports power savings */

   174

#define DEV_HAS_PAUSEFRAME_TX   0x0200  /* device supports tx pause frames */

   175

#define DEV_HAS_STATISTICS      0x0400  /* device supports hw statistics */

   176

#define DEV_HAS_TEST_EXTENDED   0x0800  /* device supports extended diagnostic test */

   177

   178

enum {

   179

	NvRegIrqStatus = 0x000,

   180

#define NVREG_IRQSTAT_MIIEVENT	0x040

   181

#define NVREG_IRQSTAT_MASK		0x1ff

   182

	NvRegIrqMask = 0x004,

   183

#define NVREG_IRQ_RX_ERROR		0x0001

   184

#define NVREG_IRQ_RX			0x0002

   185

#define NVREG_IRQ_RX_NOBUF		0x0004

   186

#define NVREG_IRQ_TX_ERR		0x0008

   187

#define NVREG_IRQ_TX_OK			0x0010

   188

#define NVREG_IRQ_TIMER			0x0020

   189

#define NVREG_IRQ_LINK			0x0040

   190

#define NVREG_IRQ_RX_FORCED		0x0080

   191

#define NVREG_IRQ_TX_FORCED		0x0100

   192

#define NVREG_IRQMASK_THROUGHPUT	0x00df

   193

#define NVREG_IRQMASK_CPU		0x0040

   194

#define NVREG_IRQ_TX_ALL		(NVREG_IRQ_TX_ERR|NVREG_IRQ_TX_OK|NVREG_IRQ_TX_FORCED)

   195

#define NVREG_IRQ_RX_ALL		(NVREG_IRQ_RX_ERROR|NVREG_IRQ_RX|NVREG_IRQ_RX_NOBUF|NVREG_IRQ_RX_FORCED)

   196

#define NVREG_IRQ_OTHER			(NVREG_IRQ_TIMER|NVREG_IRQ_LINK)

   197

   198

#define NVREG_IRQ_UNKNOWN	(~(NVREG_IRQ_RX_ERROR|NVREG_IRQ_RX|NVREG_IRQ_RX_NOBUF|NVREG_IRQ_TX_ERR| \

   199

					NVREG_IRQ_TX_OK|NVREG_IRQ_TIMER|NVREG_IRQ_LINK|NVREG_IRQ_RX_FORCED| \

   200

					NVREG_IRQ_TX_FORCED))

   201

   202

	NvRegUnknownSetupReg6 = 0x008,

   203

#define NVREG_UNKSETUP6_VAL		3

   204

   205

/*

   206

 * NVREG_POLL_DEFAULT is the interval length of the timer source on the nic

   207

 * NVREG_POLL_DEFAULT=97 would result in an interval length of 1 ms

   208

 */

   209

	NvRegPollingInterval = 0x00c,

   210

#define NVREG_POLL_DEFAULT_THROUGHPUT	970

   211

#define NVREG_POLL_DEFAULT_CPU	13

   212

	NvRegMSIMap0 = 0x020,

   213

	NvRegMSIMap1 = 0x024,

   214

	NvRegMSIIrqMask = 0x030,

   215

#define NVREG_MSI_VECTOR_0_ENABLED 0x01

   216

	NvRegMisc1 = 0x080,

   217

#define NVREG_MISC1_PAUSE_TX	0x01

   218

#define NVREG_MISC1_HD		0x02

   219

#define NVREG_MISC1_FORCE	0x3b0f3c

   220

   221

	NvRegMacReset = 0x3c,

   222

#define NVREG_MAC_RESET_ASSERT	0x0F3

   223

	NvRegTransmitterControl = 0x084,

   224

#define NVREG_XMITCTL_START	0x01

   225

	NvRegTransmitterStatus = 0x088,

   226

#define NVREG_XMITSTAT_BUSY	0x01

   227

   228

	NvRegPacketFilterFlags = 0x8c,

   229

#define NVREG_PFF_PAUSE_RX	0x08

   230

#define NVREG_PFF_ALWAYS	0x7F0000

   231

#define NVREG_PFF_PROMISC	0x80

   232

#define NVREG_PFF_MYADDR	0x20

   233

#define NVREG_PFF_LOOPBACK	0x10

   234

   235

	NvRegOffloadConfig = 0x90,

   236

#define NVREG_OFFLOAD_HOMEPHY	0x601

   237

#define NVREG_OFFLOAD_NORMAL	RX_NIC_BUFSIZE

   238

	NvRegReceiverControl = 0x094,

   239

#define NVREG_RCVCTL_START	0x01

   240

	NvRegReceiverStatus = 0x98,

   241

#define NVREG_RCVSTAT_BUSY	0x01

   242

   243

	NvRegRandomSeed = 0x9c,

   244

#define NVREG_RNDSEED_MASK	0x00ff

   245

#define NVREG_RNDSEED_FORCE	0x7f00

   246

#define NVREG_RNDSEED_FORCE2	0x2d00

   247

#define NVREG_RNDSEED_FORCE3	0x7400

   248

   249

	NvRegTxDeferral = 0xA0,

   250

#define NVREG_TX_DEFERRAL_DEFAULT	0x15050f

   251

#define NVREG_TX_DEFERRAL_RGMII_10_100	0x16070f

   252

#define NVREG_TX_DEFERRAL_RGMII_1000	0x14050f

   253

	NvRegRxDeferral = 0xA4,

   254

#define NVREG_RX_DEFERRAL_DEFAULT	0x16

   255

	NvRegMacAddrA = 0xA8,

   256

	NvRegMacAddrB = 0xAC,

   257

	NvRegMulticastAddrA = 0xB0,

   258

#define NVREG_MCASTADDRA_FORCE	0x01

   259

	NvRegMulticastAddrB = 0xB4,

   260

	NvRegMulticastMaskA = 0xB8,

   261

	NvRegMulticastMaskB = 0xBC,

   262

   263

	NvRegPhyInterface = 0xC0,

   264

#define PHY_RGMII		0x10000000

   265

   266

	NvRegTxRingPhysAddr = 0x100,

   267

	NvRegRxRingPhysAddr = 0x104,

   268

	NvRegRingSizes = 0x108,

   269

#define NVREG_RINGSZ_TXSHIFT 0

   270

#define NVREG_RINGSZ_RXSHIFT 16

   271

	NvRegTransmitPoll = 0x10c,

   272

#define NVREG_TRANSMITPOLL_MAC_ADDR_REV	0x00008000

   273

	NvRegLinkSpeed = 0x110,

   274

#define NVREG_LINKSPEED_FORCE 0x10000

   275

#define NVREG_LINKSPEED_10	1000

   276

#define NVREG_LINKSPEED_100	100

   277

#define NVREG_LINKSPEED_1000	50

   278

#define NVREG_LINKSPEED_MASK	(0xFFF)

   279

	NvRegUnknownSetupReg5 = 0x130,

   280

#define NVREG_UNKSETUP5_BIT31	(1<<31)

   281

	NvRegTxWatermark = 0x13c,

   282

#define NVREG_TX_WM_DESC1_DEFAULT	0x0200010

   283

#define NVREG_TX_WM_DESC2_3_DEFAULT	0x1e08000

   284

#define NVREG_TX_WM_DESC2_3_1000	0xfe08000

   285

	NvRegTxRxControl = 0x144,

   286

#define NVREG_TXRXCTL_KICK	0x0001

   287

#define NVREG_TXRXCTL_BIT1	0x0002

   288

#define NVREG_TXRXCTL_BIT2	0x0004

   289

#define NVREG_TXRXCTL_IDLE	0x0008

   290

#define NVREG_TXRXCTL_RESET	0x0010

   291

#define NVREG_TXRXCTL_RXCHECK	0x0400

   292

#define NVREG_TXRXCTL_DESC_1	0

   293

#define NVREG_TXRXCTL_DESC_2	0x02100

   294

#define NVREG_TXRXCTL_DESC_3	0x02200

   295

#define NVREG_TXRXCTL_VLANSTRIP 0x00040

   296

#define NVREG_TXRXCTL_VLANINS	0x00080

   297

	NvRegTxRingPhysAddrHigh = 0x148,

   298

	NvRegRxRingPhysAddrHigh = 0x14C,

   299

	NvRegTxPauseFrame = 0x170,

   300

#define NVREG_TX_PAUSEFRAME_DISABLE	0x1ff0080

   301

#define NVREG_TX_PAUSEFRAME_ENABLE	0x0c00030

   302

	NvRegMIIStatus = 0x180,

   303

#define NVREG_MIISTAT_ERROR		0x0001

   304

#define NVREG_MIISTAT_LINKCHANGE	0x0008

   305

#define NVREG_MIISTAT_MASK		0x000f

   306

#define NVREG_MIISTAT_MASK2		0x000f

   307

	NvRegUnknownSetupReg4 = 0x184,

   308

#define NVREG_UNKSETUP4_VAL	8

   309

   310

	NvRegAdapterControl = 0x188,

   311

#define NVREG_ADAPTCTL_START	0x02

   312

#define NVREG_ADAPTCTL_LINKUP	0x04

   313

#define NVREG_ADAPTCTL_PHYVALID	0x40000

   314

#define NVREG_ADAPTCTL_RUNNING	0x100000

   315

#define NVREG_ADAPTCTL_PHYSHIFT	24

   316

	NvRegMIISpeed = 0x18c,

   317

#define NVREG_MIISPEED_BIT8	(1<<8)

   318

#define NVREG_MIIDELAY	5

   319

	NvRegMIIControl = 0x190,

   320

#define NVREG_MIICTL_INUSE	0x08000

   321

#define NVREG_MIICTL_WRITE	0x00400

   322

#define NVREG_MIICTL_ADDRSHIFT	5

   323

	NvRegMIIData = 0x194,

   324

	NvRegWakeUpFlags = 0x200,

   325

#define NVREG_WAKEUPFLAGS_VAL		0x7770

   326

#define NVREG_WAKEUPFLAGS_BUSYSHIFT	24

   327

#define NVREG_WAKEUPFLAGS_ENABLESHIFT	16

   328

#define NVREG_WAKEUPFLAGS_D3SHIFT	12

   329

#define NVREG_WAKEUPFLAGS_D2SHIFT	8

   330

#define NVREG_WAKEUPFLAGS_D1SHIFT	4

   331

#define NVREG_WAKEUPFLAGS_D0SHIFT	0

   332

#define NVREG_WAKEUPFLAGS_ACCEPT_MAGPAT		0x01

   333

#define NVREG_WAKEUPFLAGS_ACCEPT_WAKEUPPAT	0x02

   334

#define NVREG_WAKEUPFLAGS_ACCEPT_LINKCHANGE	0x04

   335

#define NVREG_WAKEUPFLAGS_ENABLE	0x1111

   336

   337

	NvRegPatternCRC = 0x204,

   338

	NvRegPatternMask = 0x208,

   339

	NvRegPowerCap = 0x268,

   340

#define NVREG_POWERCAP_D3SUPP	(1<<30)

   341

#define NVREG_POWERCAP_D2SUPP	(1<<26)

   342

#define NVREG_POWERCAP_D1SUPP	(1<<25)

   343

	NvRegPowerState = 0x26c,

   344

#define NVREG_POWERSTATE_POWEREDUP	0x8000

   345

#define NVREG_POWERSTATE_VALID		0x0100

   346

#define NVREG_POWERSTATE_MASK		0x0003

   347

#define NVREG_POWERSTATE_D0		0x0000

   348

#define NVREG_POWERSTATE_D1		0x0001

   349

#define NVREG_POWERSTATE_D2		0x0002

   350

#define NVREG_POWERSTATE_D3		0x0003

   351

	NvRegTxCnt = 0x280,

   352

	NvRegTxZeroReXmt = 0x284,

   353

	NvRegTxOneReXmt = 0x288,

   354

	NvRegTxManyReXmt = 0x28c,

   355

	NvRegTxLateCol = 0x290,

   356

	NvRegTxUnderflow = 0x294,

   357

	NvRegTxLossCarrier = 0x298,

   358

	NvRegTxExcessDef = 0x29c,

   359

	NvRegTxRetryErr = 0x2a0,

   360

	NvRegRxFrameErr = 0x2a4,

   361

	NvRegRxExtraByte = 0x2a8,

   362

	NvRegRxLateCol = 0x2ac,

   363

	NvRegRxRunt = 0x2b0,

   364

	NvRegRxFrameTooLong = 0x2b4,

   365

	NvRegRxOverflow = 0x2b8,

   366

	NvRegRxFCSErr = 0x2bc,

   367

	NvRegRxFrameAlignErr = 0x2c0,

   368

	NvRegRxLenErr = 0x2c4,

   369

	NvRegRxUnicast = 0x2c8,

   370

	NvRegRxMulticast = 0x2cc,

   371

	NvRegRxBroadcast = 0x2d0,

   372

	NvRegTxDef = 0x2d4,

   373

	NvRegTxFrame = 0x2d8,

   374

	NvRegRxCnt = 0x2dc,

   375

	NvRegTxPause = 0x2e0,

   376

	NvRegRxPause = 0x2e4,

   377

	NvRegRxDropFrame = 0x2e8,

   378

	NvRegVlanControl = 0x300,

   379

#define NVREG_VLANCONTROL_ENABLE	0x2000

   380

	NvRegMSIXMap0 = 0x3e0,

   381

	NvRegMSIXMap1 = 0x3e4,

   382

	NvRegMSIXIrqStatus = 0x3f0,

   383

   384

	NvRegPowerState2 = 0x600,

   385

#define NVREG_POWERSTATE2_POWERUP_MASK		0x0F11

   386

#define NVREG_POWERSTATE2_POWERUP_REV_A3	0x0001

   387

};

   388

   389

/* Big endian: should work, but is untested */

   390

struct ring_desc {

   391

	__le32 buf;

   392

	__le32 flaglen;

   393

};

   394

   395

struct ring_desc_ex {

   396

	__le32 bufhigh;

   397

	__le32 buflow;

   398

	__le32 txvlan;

   399

	__le32 flaglen;

   400

};

   401

   402

union ring_type {

   403

	struct ring_desc* orig;

   404

	struct ring_desc_ex* ex;

   405

};

   406

   407

#define FLAG_MASK_V1 0xffff0000

   408

#define FLAG_MASK_V2 0xffffc000

   409

#define LEN_MASK_V1 (0xffffffff ^ FLAG_MASK_V1)

   410

#define LEN_MASK_V2 (0xffffffff ^ FLAG_MASK_V2)

   411

   412

#define NV_TX_LASTPACKET	(1<<16)

   413

#define NV_TX_RETRYERROR	(1<<19)

   414

#define NV_TX_FORCED_INTERRUPT	(1<<24)

   415

#define NV_TX_DEFERRED		(1<<26)

   416

#define NV_TX_CARRIERLOST	(1<<27)

   417

#define NV_TX_LATECOLLISION	(1<<28)

   418

#define NV_TX_UNDERFLOW		(1<<29)

   419

#define NV_TX_ERROR		(1<<30)

   420

#define NV_TX_VALID		(1<<31)

   421

   422

#define NV_TX2_LASTPACKET	(1<<29)

   423

#define NV_TX2_RETRYERROR	(1<<18)

   424

#define NV_TX2_FORCED_INTERRUPT	(1<<30)

   425

#define NV_TX2_DEFERRED		(1<<25)

   426

#define NV_TX2_CARRIERLOST	(1<<26)

   427

#define NV_TX2_LATECOLLISION	(1<<27)

   428

#define NV_TX2_UNDERFLOW	(1<<28)

   429

/* error and valid are the same for both */

   430

#define NV_TX2_ERROR		(1<<30)

   431

#define NV_TX2_VALID		(1<<31)

   432

#define NV_TX2_TSO		(1<<28)

   433

#define NV_TX2_TSO_SHIFT	14

   434

#define NV_TX2_TSO_MAX_SHIFT	14

   435

#define NV_TX2_TSO_MAX_SIZE	(1<<NV_TX2_TSO_MAX_SHIFT)

   436

#define NV_TX2_CHECKSUM_L3	(1<<27)

   437

#define NV_TX2_CHECKSUM_L4	(1<<26)

   438

   439

#define NV_TX3_VLAN_TAG_PRESENT (1<<18)

   440

   441

#define NV_RX_DESCRIPTORVALID	(1<<16)

   442

#define NV_RX_MISSEDFRAME	(1<<17)

   443

#define NV_RX_SUBSTRACT1	(1<<18)

   444

#define NV_RX_ERROR1		(1<<23)

   445

#define NV_RX_ERROR2		(1<<24)

   446

#define NV_RX_ERROR3		(1<<25)

   447

#define NV_RX_ERROR4		(1<<26)

   448

#define NV_RX_CRCERR		(1<<27)

   449

#define NV_RX_OVERFLOW		(1<<28)

   450

#define NV_RX_FRAMINGERR	(1<<29)

   451

#define NV_RX_ERROR		(1<<30)

   452

#define NV_RX_AVAIL		(1<<31)

   453

   454

#define NV_RX2_CHECKSUMMASK	(0x1C000000)

   455

#define NV_RX2_CHECKSUMOK1	(0x10000000)

   456

#define NV_RX2_CHECKSUMOK2	(0x14000000)

   457

#define NV_RX2_CHECKSUMOK3	(0x18000000)

   458

#define NV_RX2_DESCRIPTORVALID	(1<<29)

   459

#define NV_RX2_SUBSTRACT1	(1<<25)

   460

#define NV_RX2_ERROR1		(1<<18)

   461

#define NV_RX2_ERROR2		(1<<19)

   462

#define NV_RX2_ERROR3		(1<<20)

   463

#define NV_RX2_ERROR4		(1<<21)

   464

#define NV_RX2_CRCERR		(1<<22)

   465

#define NV_RX2_OVERFLOW		(1<<23)

   466

#define NV_RX2_FRAMINGERR	(1<<24)

   467

/* error and avail are the same for both */

   468

#define NV_RX2_ERROR		(1<<30)

   469

#define NV_RX2_AVAIL		(1<<31)

   470

   471

#define NV_RX3_VLAN_TAG_PRESENT (1<<16)

   472

#define NV_RX3_VLAN_TAG_MASK	(0x0000FFFF)

   473

   474

/* Miscelaneous hardware related defines: */

   475

#define NV_PCI_REGSZ_VER1      	0x270

   476

#define NV_PCI_REGSZ_VER2      	0x604

   477

   478

/* various timeout delays: all in usec */

   479

#define NV_TXRX_RESET_DELAY	4

   480

#define NV_TXSTOP_DELAY1	10

   481

#define NV_TXSTOP_DELAY1MAX	500000

   482

#define NV_TXSTOP_DELAY2	100

   483

#define NV_RXSTOP_DELAY1	10

   484

#define NV_RXSTOP_DELAY1MAX	500000

   485

#define NV_RXSTOP_DELAY2	100

   486

#define NV_SETUP5_DELAY		5

   487

#define NV_SETUP5_DELAYMAX	50000

   488

#define NV_POWERUP_DELAY	5

   489

#define NV_POWERUP_DELAYMAX	5000

   490

#define NV_MIIBUSY_DELAY	50

   491

#define NV_MIIPHY_DELAY	10

   492

#define NV_MIIPHY_DELAYMAX	10000

   493

#define NV_MAC_RESET_DELAY	64

   494

   495

#define NV_WAKEUPPATTERNS	5

   496

#define NV_WAKEUPMASKENTRIES	4

   497

   498

/* General driver defaults */

   499

#define NV_WATCHDOG_TIMEO	(5*HZ)

   500

   501

#define RX_RING_DEFAULT		128

   502

#define TX_RING_DEFAULT		256

   503

#define RX_RING_MIN		128

   504

#define TX_RING_MIN		64

   505

#define RING_MAX_DESC_VER_1	1024

   506

#define RING_MAX_DESC_VER_2_3	16384

   507

/*

   508

 * Difference between the get and put pointers for the tx ring.

   509

 * This is used to throttle the amount of data outstanding in the

   510

 * tx ring.

   511

 */

   512

#define TX_LIMIT_DIFFERENCE	1

   513

   514

/* rx/tx mac addr + type + vlan + align + slack*/

   515

#define NV_RX_HEADERS		(64)

   516

/* even more slack. */

   517

#define NV_RX_ALLOC_PAD		(64)

   518

   519

/* maximum mtu size */

   520

#define NV_PKTLIMIT_1	ETH_DATA_LEN	/* hard limit not known */

   521

#define NV_PKTLIMIT_2	9100	/* Actual limit according to NVidia: 9202 */

   522

   523

#define OOM_REFILL	(1+HZ/20)

   524

#define POLL_WAIT	(1+HZ/100)

   525

#define LINK_TIMEOUT	(3*HZ)

   526

#define STATS_INTERVAL	(10*HZ)

   527

   528

/*

   529

 * desc_ver values:

   530

 * The nic supports three different descriptor types: