1

/*******************************************************************************

     2

     3

     4

  Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.

     5

     6

  This program is free software; you can redistribute it and/or modify it 

     7

  under the terms of the GNU General Public License as published by the Free 

     8

  Software Foundation; either version 2 of the License, or (at your option) 

     9

  any later version.

    10

    11

  This program is distributed in the hope that it will be useful, but WITHOUT 

    12

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or 

    13

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for 

    14

  more details.

    15

    16

  You should have received a copy of the GNU General Public License along with

    17

  this program; if not, write to the Free Software Foundation, Inc., 59 

    18

  Temple Place - Suite 330, Boston, MA  02111-1307, USA.

    19

    20

  The full GNU General Public License is included in this distribution in the

    21

  file called LICENSE.

    22

    23

  Contact Information:

    24

  Linux NICS <linux.nics@intel.com>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/* e1000_hw.h

    30

 * Structures, enums, and macros for the MAC

    31

 */

    32

    33

#ifndef _E1000_HW_H_

    34

#define _E1000_HW_H_

    35

    36

#include "e1000_osdep.h"

    37

    38

    39

/* Forward declarations of structures used by the shared code */

    40

struct e1000_hw;

    41

struct e1000_hw_stats;

    42

    43

/* Enumerated types specific to the e1000 hardware */

    44

/* Media Access Controlers */

    45

typedef enum {

    46

    e1000_undefined = 0,

    47

    e1000_82542_rev2_0,

    48

    e1000_82542_rev2_1,

    49

    e1000_82543,

    50

    e1000_82544,

    51

    e1000_82540,

    52

    e1000_82545,

    53

    e1000_82545_rev_3,

    54

    e1000_82546,

    55

    e1000_82546_rev_3,

    56

    e1000_82541,

    57

    e1000_82541_rev_2,

    58

    e1000_82547,

    59

    e1000_82547_rev_2,

    60

    e1000_82573,

    61

    e1000_num_macs

    62

} e1000_mac_type;

    63

    64

typedef enum {

    65

    e1000_eeprom_uninitialized = 0,

    66

    e1000_eeprom_spi,

    67

    e1000_eeprom_microwire,

    68

    e1000_eeprom_flash,

    69

    e1000_eeprom_none, /* No NVM support */

    70

    e1000_num_eeprom_types

    71

} e1000_eeprom_type;

    72

    73

/* Media Types */

    74

typedef enum {

    75

    e1000_media_type_copper = 0,

    76

    e1000_media_type_fiber = 1,

    77

    e1000_media_type_internal_serdes = 2,

    78

    e1000_num_media_types

    79

} e1000_media_type;

    80

    81

typedef enum {

    82

    e1000_10_half = 0,

    83

    e1000_10_full = 1,

    84

    e1000_100_half = 2,

    85

    e1000_100_full = 3

    86

} e1000_speed_duplex_type;

    87

    88

/* Flow Control Settings */

    89

typedef enum {

    90

    e1000_fc_none = 0,

    91

    e1000_fc_rx_pause = 1,

    92

    e1000_fc_tx_pause = 2,

    93

    e1000_fc_full = 3,

    94

    e1000_fc_default = 0xFF

    95

} e1000_fc_type;

    96

    97

/* PCI bus types */

    98

typedef enum {

    99

    e1000_bus_type_unknown = 0,

   100

    e1000_bus_type_pci,

   101

    e1000_bus_type_pcix,

   102

    e1000_bus_type_pci_express,

   103

    e1000_bus_type_reserved

   104

} e1000_bus_type;

   105

   106

/* PCI bus speeds */

   107

typedef enum {

   108

    e1000_bus_speed_unknown = 0,

   109

    e1000_bus_speed_33,

   110

    e1000_bus_speed_66,

   111

    e1000_bus_speed_100,

   112

    e1000_bus_speed_120,

   113

    e1000_bus_speed_133,

   114

    e1000_bus_speed_2500,

   115

    e1000_bus_speed_reserved

   116

} e1000_bus_speed;

   117

   118

/* PCI bus widths */

   119

typedef enum {

   120

    e1000_bus_width_unknown = 0,

   121

    e1000_bus_width_32,

   122

    e1000_bus_width_64,

   123

    e1000_bus_width_pciex_1,

   124

    e1000_bus_width_pciex_4,

   125

    e1000_bus_width_reserved

   126

} e1000_bus_width;

   127

   128

/* PHY status info structure and supporting enums */

   129

typedef enum {

   130

    e1000_cable_length_50 = 0,

   131

    e1000_cable_length_50_80,

   132

    e1000_cable_length_80_110,

   133

    e1000_cable_length_110_140,

   134

    e1000_cable_length_140,

   135

    e1000_cable_length_undefined = 0xFF

   136

} e1000_cable_length;

   137

   138

typedef enum {

   139

    e1000_igp_cable_length_10  = 10,

   140

    e1000_igp_cable_length_20  = 20,

   141

    e1000_igp_cable_length_30  = 30,

   142

    e1000_igp_cable_length_40  = 40,

   143

    e1000_igp_cable_length_50  = 50,

   144

    e1000_igp_cable_length_60  = 60,

   145

    e1000_igp_cable_length_70  = 70,

   146

    e1000_igp_cable_length_80  = 80,

   147

    e1000_igp_cable_length_90  = 90,

   148

    e1000_igp_cable_length_100 = 100,

   149

    e1000_igp_cable_length_110 = 110,

   150

    e1000_igp_cable_length_120 = 120,

   151

    e1000_igp_cable_length_130 = 130,

   152

    e1000_igp_cable_length_140 = 140,

   153

    e1000_igp_cable_length_150 = 150,

   154

    e1000_igp_cable_length_160 = 160,

   155

    e1000_igp_cable_length_170 = 170,

   156

    e1000_igp_cable_length_180 = 180

   157

} e1000_igp_cable_length;

   158

   159

typedef enum {

   160

    e1000_10bt_ext_dist_enable_normal = 0,

   161

    e1000_10bt_ext_dist_enable_lower,

   162

    e1000_10bt_ext_dist_enable_undefined = 0xFF

   163

} e1000_10bt_ext_dist_enable;

   164

   165

typedef enum {

   166

    e1000_rev_polarity_normal = 0,

   167

    e1000_rev_polarity_reversed,

   168

    e1000_rev_polarity_undefined = 0xFF

   169

} e1000_rev_polarity;

   170

   171

typedef enum {

   172

    e1000_downshift_normal = 0,

   173

    e1000_downshift_activated,

   174

    e1000_downshift_undefined = 0xFF

   175

} e1000_downshift;

   176

   177

typedef enum {

   178

    e1000_smart_speed_default = 0,

   179

    e1000_smart_speed_on,

   180

    e1000_smart_speed_off

   181

} e1000_smart_speed;

   182

   183

typedef enum {

   184

    e1000_polarity_reversal_enabled = 0,

   185

    e1000_polarity_reversal_disabled,

   186

    e1000_polarity_reversal_undefined = 0xFF

   187

} e1000_polarity_reversal;

   188

   189

typedef enum {

   190

    e1000_auto_x_mode_manual_mdi = 0,

   191

    e1000_auto_x_mode_manual_mdix,

   192

    e1000_auto_x_mode_auto1,

   193

    e1000_auto_x_mode_auto2,

   194

    e1000_auto_x_mode_undefined = 0xFF

   195

} e1000_auto_x_mode;

   196

   197

typedef enum {

   198

    e1000_1000t_rx_status_not_ok = 0,

   199

    e1000_1000t_rx_status_ok,

   200

    e1000_1000t_rx_status_undefined = 0xFF

   201

} e1000_1000t_rx_status;

   202

   203

typedef enum {

   204

    e1000_phy_m88 = 0,

   205

    e1000_phy_igp,

   206

    e1000_phy_igp_2,

   207

    e1000_phy_undefined = 0xFF

   208

} e1000_phy_type;

   209

   210

typedef enum {

   211

    e1000_ms_hw_default = 0,

   212

    e1000_ms_force_master,

   213

    e1000_ms_force_slave,

   214

    e1000_ms_auto

   215

} e1000_ms_type;

   216

   217

typedef enum {

   218

    e1000_ffe_config_enabled = 0,

   219

    e1000_ffe_config_active,

   220

    e1000_ffe_config_blocked

   221

} e1000_ffe_config;

   222

   223

typedef enum {

   224

    e1000_dsp_config_disabled = 0,

   225

    e1000_dsp_config_enabled,

   226

    e1000_dsp_config_activated,

   227

    e1000_dsp_config_undefined = 0xFF

   228

} e1000_dsp_config;

   229

   230

struct e1000_phy_info {

   231

    e1000_cable_length cable_length;

   232

    e1000_10bt_ext_dist_enable extended_10bt_distance;

   233

    e1000_rev_polarity cable_polarity;

   234

    e1000_downshift downshift;

   235

    e1000_polarity_reversal polarity_correction;

   236

    e1000_auto_x_mode mdix_mode;

   237

    e1000_1000t_rx_status local_rx;

   238

    e1000_1000t_rx_status remote_rx;

   239

};

   240

   241

struct e1000_phy_stats {

   242

    uint32_t idle_errors;

   243

    uint32_t receive_errors;

   244

};

   245

   246

struct e1000_eeprom_info {

   247

    e1000_eeprom_type type;

   248

    uint16_t word_size;

   249

    uint16_t opcode_bits;

   250

    uint16_t address_bits;

   251

    uint16_t delay_usec;

   252

    uint16_t page_size;

   253

    boolean_t use_eerd;

   254

    boolean_t use_eewr;

   255

};

   256

   257

/* Flex ASF Information */

   258

#define E1000_HOST_IF_MAX_SIZE  2048

   259

   260

typedef enum {

   261

    e1000_byte_align = 0,

   262

    e1000_word_align = 1,

   263

    e1000_dword_align = 2

   264

} e1000_align_type;

   265

   266

   267

   268

/* Error Codes */

   269

#define E1000_SUCCESS      0

   270

#define E1000_ERR_EEPROM   1

   271

#define E1000_ERR_PHY      2

   272

#define E1000_ERR_CONFIG   3

   273

#define E1000_ERR_PARAM    4

   274

#define E1000_ERR_MAC_TYPE 5

   275

#define E1000_ERR_PHY_TYPE 6

   276

#define E1000_ERR_RESET   9

   277

#define E1000_ERR_MASTER_REQUESTS_PENDING 10

   278

#define E1000_ERR_HOST_INTERFACE_COMMAND 11

   279

#define E1000_BLK_PHY_RESET   12

   280

   281

/* Function prototypes */

   282

/* Initialization */

   283

int32_t e1000_reset_hw(struct e1000_hw *hw);

   284

int32_t e1000_init_hw(struct e1000_hw *hw);

   285

int32_t e1000_id_led_init(struct e1000_hw * hw);

   286

int32_t e1000_set_mac_type(struct e1000_hw *hw);

   287

void e1000_set_media_type(struct e1000_hw *hw);

   288

   289

/* Link Configuration */

   290

int32_t e1000_setup_link(struct e1000_hw *hw);

   291

int32_t e1000_phy_setup_autoneg(struct e1000_hw *hw);

   292

void e1000_config_collision_dist(struct e1000_hw *hw);

   293

int32_t e1000_config_fc_after_link_up(struct e1000_hw *hw);

   294

int32_t e1000_check_for_link(struct e1000_hw *hw);

   295

int32_t e1000_get_speed_and_duplex(struct e1000_hw *hw, uint16_t * speed, uint16_t * duplex);

   296

int32_t e1000_wait_autoneg(struct e1000_hw *hw);

   297

int32_t e1000_force_mac_fc(struct e1000_hw *hw);

   298

   299

/* PHY */

   300

int32_t e1000_read_phy_reg(struct e1000_hw *hw, uint32_t reg_addr, uint16_t *phy_data);

   301

int32_t e1000_write_phy_reg(struct e1000_hw *hw, uint32_t reg_addr, uint16_t data);

   302

int32_t e1000_phy_hw_reset(struct e1000_hw *hw);

   303

int32_t e1000_phy_reset(struct e1000_hw *hw);

   304

int32_t e1000_detect_gig_phy(struct e1000_hw *hw);

   305

int32_t e1000_phy_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);

   306

int32_t e1000_phy_m88_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);

   307

int32_t e1000_phy_igp_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);

   308

int32_t e1000_get_cable_length(struct e1000_hw *hw, uint16_t *min_length, uint16_t *max_length);

   309

int32_t e1000_check_polarity(struct e1000_hw *hw, uint16_t *polarity);

   310

int32_t e1000_check_downshift(struct e1000_hw *hw);

   311

int32_t e1000_validate_mdi_setting(struct e1000_hw *hw);

   312

   313

/* EEPROM Functions */

   314

int32_t e1000_init_eeprom_params(struct e1000_hw *hw);

   315

boolean_t e1000_is_onboard_nvm_eeprom(struct e1000_hw *hw);

   316

int32_t e1000_read_eeprom_eerd(struct e1000_hw *hw, uint16_t offset, uint16_t words, uint16_t *data);

   317

int32_t e1000_write_eeprom_eewr(struct e1000_hw *hw, uint16_t offset, uint16_t words, uint16_t *data);

   318

int32_t e1000_poll_eerd_eewr_done(struct e1000_hw *hw, int eerd);

   319

   320

/* MNG HOST IF functions */

   321

uint32_t e1000_enable_mng_pass_thru(struct e1000_hw *hw);

   322

   323

#define E1000_MNG_DHCP_TX_PAYLOAD_CMD   64

   324

#define E1000_HI_MAX_MNG_DATA_LENGTH    0x6F8   /* Host Interface data length */

   325

   326

#define E1000_MNG_DHCP_COMMAND_TIMEOUT  10      /* Time in ms to process MNG command */

   327

#define E1000_MNG_DHCP_COOKIE_OFFSET	0x6F0   /* Cookie offset */

   328

#define E1000_MNG_DHCP_COOKIE_LENGTH	0x10    /* Cookie length */

   329

#define E1000_MNG_IAMT_MODE		0x3

   330

#define E1000_IAMT_SIGNATURE            0x544D4149 /* Intel(R) Active Management Technology signature */

   331

   332

#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT 0x1 /* DHCP parsing enabled */

   333

#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT    0x2 /* DHCP parsing enabled */

   334

#define E1000_VFTA_ENTRY_SHIFT                       0x5

   335

#define E1000_VFTA_ENTRY_MASK                        0x7F

   336

#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK              0x1F

   337

   338

struct e1000_host_mng_command_header {

   339

    uint8_t command_id;

   340

    uint8_t checksum;

   341

    uint16_t reserved1;

   342

    uint16_t reserved2;

   343

    uint16_t command_length;

   344

};

   345

   346

struct e1000_host_mng_command_info {

   347

    struct e1000_host_mng_command_header command_header;  /* Command Head/Command Result Head has 4 bytes */

   348

    uint8_t command_data[E1000_HI_MAX_MNG_DATA_LENGTH];   /* Command data can length 0..0x658*/

   349

};

   350

#ifdef __BIG_ENDIAN

   351

struct e1000_host_mng_dhcp_cookie{

   352

    uint32_t signature;

   353

    uint16_t vlan_id;

   354

    uint8_t reserved0;

   355

    uint8_t status;

   356

    uint32_t reserved1;

   357

    uint8_t checksum;

   358

    uint8_t reserved3;

   359

    uint16_t reserved2;

   360

};

   361

#else

   362

struct e1000_host_mng_dhcp_cookie{

   363

    uint32_t signature;

   364

    uint8_t status;

   365

    uint8_t reserved0;

   366

    uint16_t vlan_id;

   367

    uint32_t reserved1;

   368

    uint16_t reserved2;

   369

    uint8_t reserved3;

   370

    uint8_t checksum;

   371

};

   372

#endif

   373

   374

int32_t e1000_mng_write_dhcp_info(struct e1000_hw *hw, uint8_t *buffer, 

   375

							uint16_t length);

   376

boolean_t e1000_check_mng_mode(struct e1000_hw *hw);

   377

boolean_t e1000_enable_tx_pkt_filtering(struct e1000_hw *hw);

   378

int32_t e1000_mng_enable_host_if(struct e1000_hw *hw);

   379

int32_t e1000_mng_host_if_write(struct e1000_hw *hw, uint8_t *buffer,

   380

                            uint16_t length, uint16_t offset, uint8_t *sum);

   381

int32_t e1000_mng_write_cmd_header(struct e1000_hw* hw, 

   382

                                   struct e1000_host_mng_command_header* hdr);

   383

   384

int32_t e1000_mng_write_commit(struct e1000_hw *hw);

   385

   386

int32_t e1000_read_eeprom(struct e1000_hw *hw, uint16_t reg, uint16_t words, uint16_t *data);

   387

int32_t e1000_validate_eeprom_checksum(struct e1000_hw *hw);

   388

int32_t e1000_update_eeprom_checksum(struct e1000_hw *hw);

   389

int32_t e1000_write_eeprom(struct e1000_hw *hw, uint16_t reg, uint16_t words, uint16_t *data);

   390

int32_t e1000_read_part_num(struct e1000_hw *hw, uint32_t * part_num);

   391

int32_t e1000_read_mac_addr(struct e1000_hw * hw);

   392

int32_t e1000_swfw_sync_acquire(struct e1000_hw *hw, uint16_t mask);

   393

void e1000_swfw_sync_release(struct e1000_hw *hw, uint16_t mask);

   394

   395

/* Filters (multicast, vlan, receive) */

   396

void e1000_init_rx_addrs(struct e1000_hw *hw);

   397

void e1000_mc_addr_list_update(struct e1000_hw *hw, uint8_t * mc_addr_list, uint32_t mc_addr_count, uint32_t pad, uint32_t rar_used_count);

   398

uint32_t e1000_hash_mc_addr(struct e1000_hw *hw, uint8_t * mc_addr);

   399

void e1000_mta_set(struct e1000_hw *hw, uint32_t hash_value);

   400

void e1000_rar_set(struct e1000_hw *hw, uint8_t * mc_addr, uint32_t rar_index);

   401

void e1000_write_vfta(struct e1000_hw *hw, uint32_t offset, uint32_t value);

   402

void e1000_clear_vfta(struct e1000_hw *hw);

   403

   404

/* LED functions */

   405

int32_t e1000_setup_led(struct e1000_hw *hw);

   406

int32_t e1000_cleanup_led(struct e1000_hw *hw);

   407

int32_t e1000_led_on(struct e1000_hw *hw);

   408

int32_t e1000_led_off(struct e1000_hw *hw);

   409

   410

/* Adaptive IFS Functions */

   411

   412

/* Everything else */

   413

void e1000_clear_hw_cntrs(struct e1000_hw *hw);

   414

void e1000_reset_adaptive(struct e1000_hw *hw);

   415

void e1000_update_adaptive(struct e1000_hw *hw);

   416

void e1000_tbi_adjust_stats(struct e1000_hw *hw, struct e1000_hw_stats *stats, uint32_t frame_len, uint8_t * mac_addr);

   417

void e1000_get_bus_info(struct e1000_hw *hw);

   418

void e1000_pci_set_mwi(struct e1000_hw *hw);

   419

void e1000_pci_clear_mwi(struct e1000_hw *hw);

   420

void e1000_read_pci_cfg(struct e1000_hw *hw, uint32_t reg, uint16_t * value);

   421

void e1000_write_pci_cfg(struct e1000_hw *hw, uint32_t reg, uint16_t * value);

   422

/* Port I/O is only supported on 82544 and newer */

   423

uint32_t e1000_io_read(struct e1000_hw *hw, unsigned long port);

   424

uint32_t e1000_read_reg_io(struct e1000_hw *hw, uint32_t offset);

   425

void e1000_io_write(struct e1000_hw *hw, unsigned long port, uint32_t value);

   426

void e1000_write_reg_io(struct e1000_hw *hw, uint32_t offset, uint32_t value);

   427

int32_t e1000_config_dsp_after_link_change(struct e1000_hw *hw, boolean_t link_up);

   428

int32_t e1000_set_d3_lplu_state(struct e1000_hw *hw, boolean_t active);

   429

int32_t e1000_set_d0_lplu_state(struct e1000_hw *hw, boolean_t active);

   430

void e1000_set_pci_express_master_disable(struct e1000_hw *hw);

   431

void e1000_enable_pciex_master(struct e1000_hw *hw);

   432

int32_t e1000_disable_pciex_master(struct e1000_hw *hw);

   433

int32_t e1000_get_auto_rd_done(struct e1000_hw *hw);

   434

int32_t e1000_get_phy_cfg_done(struct e1000_hw *hw);

   435

int32_t e1000_get_software_semaphore(struct e1000_hw *hw);

   436

void e1000_release_software_semaphore(struct e1000_hw *hw);

   437

int32_t e1000_check_phy_reset_block(struct e1000_hw *hw);

   438

int32_t e1000_get_hw_eeprom_semaphore(struct e1000_hw *hw);

   439

void e1000_put_hw_eeprom_semaphore(struct e1000_hw *hw);

   440

int32_t e1000_commit_shadow_ram(struct e1000_hw *hw);

   441

uint8_t e1000_arc_subsystem_valid(struct e1000_hw *hw);

   442

   443

#define E1000_READ_REG_IO(a, reg) \

   444

    e1000_read_reg_io((a), E1000_##reg)

   445

#define E1000_WRITE_REG_IO(a, reg, val) \

   446

    e1000_write_reg_io((a), E1000_##reg, val)

   447

   448

/* PCI Device IDs */

   449

#define E1000_DEV_ID_82542               0x1000

   450

#define E1000_DEV_ID_82543GC_FIBER       0x1001

   451

#define E1000_DEV_ID_82543GC_COPPER      0x1004

   452

#define E1000_DEV_ID_82544EI_COPPER      0x1008

   453

#define E1000_DEV_ID_82544EI_FIBER       0x1009

   454

#define E1000_DEV_ID_82544GC_COPPER      0x100C

   455

#define E1000_DEV_ID_82544GC_LOM         0x100D

   456

#define E1000_DEV_ID_82540EM             0x100E

   457

#define E1000_DEV_ID_82540EM_LOM         0x1015

   458

#define E1000_DEV_ID_82540EP_LOM         0x1016

   459

#define E1000_DEV_ID_82540EP             0x1017

   460

#define E1000_DEV_ID_82540EP_LP          0x101E

   461

#define E1000_DEV_ID_82545EM_COPPER      0x100F

   462

#define E1000_DEV_ID_82545EM_FIBER       0x1011

   463

#define E1000_DEV_ID_82545GM_COPPER      0x1026

   464

#define E1000_DEV_ID_82545GM_FIBER       0x1027

   465

#define E1000_DEV_ID_82545GM_SERDES      0x1028

   466

#define E1000_DEV_ID_82546EB_COPPER      0x1010

   467

#define E1000_DEV_ID_82546EB_FIBER       0x1012

   468

#define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D

   469

#define E1000_DEV_ID_82541EI             0x1013

   470

#define E1000_DEV_ID_82541EI_MOBILE      0x1018

   471

#define E1000_DEV_ID_82541ER             0x1078

   472

#define E1000_DEV_ID_82547GI             0x1075

   473

#define E1000_DEV_ID_82541GI             0x1076

   474

#define E1000_DEV_ID_82541GI_MOBILE      0x1077

   475

#define E1000_DEV_ID_82541GI_LF          0x107C

   476

#define E1000_DEV_ID_82546GB_COPPER      0x1079

   477

#define E1000_DEV_ID_82546GB_FIBER       0x107A

   478

#define E1000_DEV_ID_82546GB_SERDES      0x107B

   479

#define E1000_DEV_ID_82546GB_PCIE        0x108A

   480

#define E1000_DEV_ID_82547EI             0x1019

   481

#define E1000_DEV_ID_82573E              0x108B

   482

#define E1000_DEV_ID_82573E_IAMT         0x108C

   483

   484

#define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099

   485

   486

#define NODE_ADDRESS_SIZE 6

   487

#define ETH_LENGTH_OF_ADDRESS 6

   488

   489

/* MAC decode size is 128K - This is the size of BAR0 */

   490

#define MAC_DECODE_SIZE (128 * 1024)

   491

   492

#define E1000_82542_2_0_REV_ID 2

   493

#define E1000_82542_2_1_REV_ID 3

   494

#define E1000_REVISION_0       0

   495

#define E1000_REVISION_1       1

   496

#define E1000_REVISION_2       2

   497

#define E1000_REVISION_3       3

   498

   499

#define SPEED_10    10

   500

#define SPEED_100   100

   501

#define SPEED_1000  1000

   502

#define HALF_DUPLEX 1

   503

#define FULL_DUPLEX 2

   504

   505

/* The sizes (in bytes) of a ethernet packet */

   506

#define ENET_HEADER_SIZE             14

   507

#define MAXIMUM_ETHERNET_FRAME_SIZE  1518 /* With FCS */

   508

#define MINIMUM_ETHERNET_FRAME_SIZE  64   /* With FCS */

   509

#define ETHERNET_FCS_SIZE            4

   510

#define MAXIMUM_ETHERNET_PACKET_SIZE \

   511

    (MAXIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)

   512

#define MINIMUM_ETHERNET_PACKET_SIZE \

   513

    (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)

   514

#define CRC_LENGTH                   ETHERNET_FCS_SIZE

   515

#define MAX_JUMBO_FRAME_SIZE         0x3F00

   516

   517

   518

/* 802.1q VLAN Packet Sizes */

   519

#define VLAN_TAG_SIZE                     4     /* 802.3ac tag (not DMAed) */

   520

   521

/* Ethertype field values */

   522

#define ETHERNET_IEEE_VLAN_TYPE 0x8100  /* 802.3ac packet */

   523

#define ETHERNET_IP_TYPE        0x0800  /* IP packets */

   524

#define ETHERNET_ARP_TYPE       0x0806  /* Address Resolution Protocol (ARP) */

   525

   526

/* Packet Header defines */

   527

#define IP_PROTOCOL_TCP    6

   528

#define IP_PROTOCOL_UDP    0x11

   529

   530

/* This defines the bits that are set in the Interrupt Mask