1

/*******************************************************************************

     2

     3

  Intel PRO/1000 Linux driver

     4

  Copyright(c) 1999 - 2010 Intel Corporation.

     5

     6

  This program is free software; you can redistribute it and/or modify it

     7

  under the terms and conditions of the GNU General Public License,

     8

  version 2, as published by the Free Software Foundation.

     9

    10

  This program is distributed in the hope it will be useful, but WITHOUT

    11

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    12

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    13

  more details.

    14

    15

  You should have received a copy of the GNU General Public License along with

    16

  this program; if not, write to the Free Software Foundation, Inc.,

    17

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    18

    19

  The full GNU General Public License is included in this distribution in

    20

  the file called "COPYING".

    21

    22

  Contact Information:

    23

  Linux NICS <linux.nics@intel.com>

    24

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/*

    30

 * 82562G 10/100 Network Connection

    31

 * 82562G-2 10/100 Network Connection

    32

 * 82562GT 10/100 Network Connection

    33

 * 82562GT-2 10/100 Network Connection

    34

 * 82562V 10/100 Network Connection

    35

 * 82562V-2 10/100 Network Connection

    36

 * 82566DC-2 Gigabit Network Connection

    37

 * 82566DC Gigabit Network Connection

    38

 * 82566DM-2 Gigabit Network Connection

    39

 * 82566DM Gigabit Network Connection

    40

 * 82566MC Gigabit Network Connection

    41

 * 82566MM Gigabit Network Connection

    42

 * 82567LM Gigabit Network Connection

    43

 * 82567LF Gigabit Network Connection

    44

 * 82567V Gigabit Network Connection

    45

 * 82567LM-2 Gigabit Network Connection

    46

 * 82567LF-2 Gigabit Network Connection

    47

 * 82567V-2 Gigabit Network Connection

    48

 * 82567LF-3 Gigabit Network Connection

    49

 * 82567LM-3 Gigabit Network Connection

    50

 * 82567LM-4 Gigabit Network Connection

    51

 * 82577LM Gigabit Network Connection

    52

 * 82577LC Gigabit Network Connection

    53

 * 82578DM Gigabit Network Connection

    54

 * 82578DC Gigabit Network Connection

    55

 * 82579LM Gigabit Network Connection

    56

 * 82579V Gigabit Network Connection

    57

 */

    58

    59

#include "e1000-2.6.37-ethercat.h"

    60

    61

#define ICH_FLASH_GFPREG		0x0000

    62

#define ICH_FLASH_HSFSTS		0x0004

    63

#define ICH_FLASH_HSFCTL		0x0006

    64

#define ICH_FLASH_FADDR			0x0008

    65

#define ICH_FLASH_FDATA0		0x0010

    66

#define ICH_FLASH_PR0			0x0074

    67

    68

#define ICH_FLASH_READ_COMMAND_TIMEOUT	500

    69

#define ICH_FLASH_WRITE_COMMAND_TIMEOUT	500

    70

#define ICH_FLASH_ERASE_COMMAND_TIMEOUT	3000000

    71

#define ICH_FLASH_LINEAR_ADDR_MASK	0x00FFFFFF

    72

#define ICH_FLASH_CYCLE_REPEAT_COUNT	10

    73

    74

#define ICH_CYCLE_READ			0

    75

#define ICH_CYCLE_WRITE			2

    76

#define ICH_CYCLE_ERASE			3

    77

    78

#define FLASH_GFPREG_BASE_MASK		0x1FFF

    79

#define FLASH_SECTOR_ADDR_SHIFT		12

    80

    81

#define ICH_FLASH_SEG_SIZE_256		256

    82

#define ICH_FLASH_SEG_SIZE_4K		4096

    83

#define ICH_FLASH_SEG_SIZE_8K		8192

    84

#define ICH_FLASH_SEG_SIZE_64K		65536

    85

    86

    87

#define E1000_ICH_FWSM_RSPCIPHY	0x00000040 /* Reset PHY on PCI Reset */

    88

/* FW established a valid mode */

    89

#define E1000_ICH_FWSM_FW_VALID		0x00008000

    90

    91

#define E1000_ICH_MNG_IAMT_MODE		0x2

    92

    93

#define ID_LED_DEFAULT_ICH8LAN  ((ID_LED_DEF1_DEF2 << 12) | \

    94

				 (ID_LED_DEF1_OFF2 <<  8) | \

    95

				 (ID_LED_DEF1_ON2  <<  4) | \

    96

				 (ID_LED_DEF1_DEF2))

    97

    98

#define E1000_ICH_NVM_SIG_WORD		0x13

    99

#define E1000_ICH_NVM_SIG_MASK		0xC000

   100

#define E1000_ICH_NVM_VALID_SIG_MASK    0xC0

   101

#define E1000_ICH_NVM_SIG_VALUE         0x80

   102

   103

#define E1000_ICH8_LAN_INIT_TIMEOUT	1500

   104

   105

#define E1000_FEXTNVM_SW_CONFIG		1

   106

#define E1000_FEXTNVM_SW_CONFIG_ICH8M (1 << 27) /* Bit redefined for ICH8M :/ */

   107

   108

#define E1000_FEXTNVM4_BEACON_DURATION_MASK    0x7

   109

#define E1000_FEXTNVM4_BEACON_DURATION_8USEC   0x7

   110

#define E1000_FEXTNVM4_BEACON_DURATION_16USEC  0x3

   111

   112

#define PCIE_ICH8_SNOOP_ALL		PCIE_NO_SNOOP_ALL

   113

   114

#define E1000_ICH_RAR_ENTRIES		7

   115

   116

#define PHY_PAGE_SHIFT 5

   117

#define PHY_REG(page, reg) (((page) << PHY_PAGE_SHIFT) | \

   118

			   ((reg) & MAX_PHY_REG_ADDRESS))

   119

#define IGP3_KMRN_DIAG  PHY_REG(770, 19) /* KMRN Diagnostic */

   120

#define IGP3_VR_CTRL    PHY_REG(776, 18) /* Voltage Regulator Control */

   121

   122

#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS	0x0002

   123

#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK 0x0300

   124

#define IGP3_VR_CTRL_MODE_SHUTDOWN	0x0200

   125

   126

#define HV_LED_CONFIG		PHY_REG(768, 30) /* LED Configuration */

   127

   128

#define SW_FLAG_TIMEOUT    1000 /* SW Semaphore flag timeout in milliseconds */

   129

   130

/* SMBus Address Phy Register */

   131

#define HV_SMB_ADDR            PHY_REG(768, 26)

   132

#define HV_SMB_ADDR_MASK       0x007F

   133

#define HV_SMB_ADDR_PEC_EN     0x0200

   134

#define HV_SMB_ADDR_VALID      0x0080

   135

   136

/* PHY Power Management Control */

   137

#define HV_PM_CTRL		PHY_REG(770, 17)

   138

   139

/* PHY Low Power Idle Control */

   140

#define I82579_LPI_CTRL			PHY_REG(772, 20)

   141

#define I82579_LPI_CTRL_ENABLE_MASK	0x6000

   142

   143

/* Strapping Option Register - RO */

   144

#define E1000_STRAP                     0x0000C

   145

#define E1000_STRAP_SMBUS_ADDRESS_MASK  0x00FE0000

   146

#define E1000_STRAP_SMBUS_ADDRESS_SHIFT 17

   147

   148

/* OEM Bits Phy Register */

   149

#define HV_OEM_BITS            PHY_REG(768, 25)

   150

#define HV_OEM_BITS_LPLU       0x0004 /* Low Power Link Up */

   151

#define HV_OEM_BITS_GBE_DIS    0x0040 /* Gigabit Disable */

   152

#define HV_OEM_BITS_RESTART_AN 0x0400 /* Restart Auto-negotiation */

   153

   154

#define E1000_NVM_K1_CONFIG 0x1B /* NVM K1 Config Word */

   155

#define E1000_NVM_K1_ENABLE 0x1  /* NVM Enable K1 bit */

   156

   157

/* KMRN Mode Control */

   158

#define HV_KMRN_MODE_CTRL      PHY_REG(769, 16)

   159

#define HV_KMRN_MDIO_SLOW      0x0400

   160

   161

/* ICH GbE Flash Hardware Sequencing Flash Status Register bit breakdown */

   162

/* Offset 04h HSFSTS */

   163

union ich8_hws_flash_status {

   164

	struct ich8_hsfsts {

   165

		u16 flcdone    :1; /* bit 0 Flash Cycle Done */

   166

		u16 flcerr     :1; /* bit 1 Flash Cycle Error */

   167

		u16 dael       :1; /* bit 2 Direct Access error Log */

   168

		u16 berasesz   :2; /* bit 4:3 Sector Erase Size */

   169

		u16 flcinprog  :1; /* bit 5 flash cycle in Progress */

   170

		u16 reserved1  :2; /* bit 13:6 Reserved */

   171

		u16 reserved2  :6; /* bit 13:6 Reserved */

   172

		u16 fldesvalid :1; /* bit 14 Flash Descriptor Valid */

   173

		u16 flockdn    :1; /* bit 15 Flash Config Lock-Down */

   174

	} hsf_status;

   175

	u16 regval;

   176

};

   177

   178

/* ICH GbE Flash Hardware Sequencing Flash control Register bit breakdown */

   179

/* Offset 06h FLCTL */

   180

union ich8_hws_flash_ctrl {

   181

	struct ich8_hsflctl {

   182

		u16 flcgo      :1;   /* 0 Flash Cycle Go */

   183

		u16 flcycle    :2;   /* 2:1 Flash Cycle */

   184

		u16 reserved   :5;   /* 7:3 Reserved  */

   185

		u16 fldbcount  :2;   /* 9:8 Flash Data Byte Count */

   186

		u16 flockdn    :6;   /* 15:10 Reserved */

   187

	} hsf_ctrl;

   188

	u16 regval;

   189

};

   190

   191

/* ICH Flash Region Access Permissions */

   192

union ich8_hws_flash_regacc {

   193

	struct ich8_flracc {

   194

		u32 grra      :8; /* 0:7 GbE region Read Access */

   195

		u32 grwa      :8; /* 8:15 GbE region Write Access */

   196

		u32 gmrag     :8; /* 23:16 GbE Master Read Access Grant */

   197

		u32 gmwag     :8; /* 31:24 GbE Master Write Access Grant */

   198

	} hsf_flregacc;

   199

	u16 regval;

   200

};

   201

   202

/* ICH Flash Protected Region */

   203

union ich8_flash_protected_range {

   204

	struct ich8_pr {

   205

		u32 base:13;     /* 0:12 Protected Range Base */

   206

		u32 reserved1:2; /* 13:14 Reserved */

   207

		u32 rpe:1;       /* 15 Read Protection Enable */

   208

		u32 limit:13;    /* 16:28 Protected Range Limit */

   209

		u32 reserved2:2; /* 29:30 Reserved */

   210

		u32 wpe:1;       /* 31 Write Protection Enable */

   211

	} range;

   212

	u32 regval;

   213

};

   214

   215

static s32 e1000_setup_link_ich8lan(struct e1000_hw *hw);

   216

static void e1000_clear_hw_cntrs_ich8lan(struct e1000_hw *hw);

   217

static void e1000_initialize_hw_bits_ich8lan(struct e1000_hw *hw);

   218

static s32 e1000_erase_flash_bank_ich8lan(struct e1000_hw *hw, u32 bank);

   219

static s32 e1000_retry_write_flash_byte_ich8lan(struct e1000_hw *hw,

   220

						u32 offset, u8 byte);

   221

static s32 e1000_read_flash_byte_ich8lan(struct e1000_hw *hw, u32 offset,

   222

					 u8 *data);

   223

static s32 e1000_read_flash_word_ich8lan(struct e1000_hw *hw, u32 offset,

   224

					 u16 *data);

   225

static s32 e1000_read_flash_data_ich8lan(struct e1000_hw *hw, u32 offset,

   226

					 u8 size, u16 *data);

   227

static s32 e1000_setup_copper_link_ich8lan(struct e1000_hw *hw);

   228

static s32 e1000_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw);

   229

static s32 e1000_get_cfg_done_ich8lan(struct e1000_hw *hw);

   230

static s32 e1000_cleanup_led_ich8lan(struct e1000_hw *hw);

   231

static s32 e1000_led_on_ich8lan(struct e1000_hw *hw);

   232

static s32 e1000_led_off_ich8lan(struct e1000_hw *hw);

   233

static s32 e1000_id_led_init_pchlan(struct e1000_hw *hw);

   234

static s32 e1000_setup_led_pchlan(struct e1000_hw *hw);

   235

static s32 e1000_cleanup_led_pchlan(struct e1000_hw *hw);

   236

static s32 e1000_led_on_pchlan(struct e1000_hw *hw);

   237

static s32 e1000_led_off_pchlan(struct e1000_hw *hw);

   238

static s32 e1000_set_lplu_state_pchlan(struct e1000_hw *hw, bool active);

   239

static void e1000_power_down_phy_copper_ich8lan(struct e1000_hw *hw);

   240

static void e1000_lan_init_done_ich8lan(struct e1000_hw *hw);

   241

static s32  e1000_k1_gig_workaround_hv(struct e1000_hw *hw, bool link);

   242

static s32 e1000_set_mdio_slow_mode_hv(struct e1000_hw *hw);

   243

static bool e1000_check_mng_mode_ich8lan(struct e1000_hw *hw);

   244

static bool e1000_check_mng_mode_pchlan(struct e1000_hw *hw);

   245

static s32 e1000_k1_workaround_lv(struct e1000_hw *hw);

   246

static void e1000_gate_hw_phy_config_ich8lan(struct e1000_hw *hw, bool gate);

   247

   248

static inline u16 __er16flash(struct e1000_hw *hw, unsigned long reg)

   249

{

   250

	return readw(hw->flash_address + reg);

   251

}

   252

   253

static inline u32 __er32flash(struct e1000_hw *hw, unsigned long reg)

   254

{

   255

	return readl(hw->flash_address + reg);

   256

}

   257

   258

static inline void __ew16flash(struct e1000_hw *hw, unsigned long reg, u16 val)

   259

{

   260

	writew(val, hw->flash_address + reg);

   261

}

   262

   263

static inline void __ew32flash(struct e1000_hw *hw, unsigned long reg, u32 val)

   264

{

   265

	writel(val, hw->flash_address + reg);

   266

}

   267

   268

#define er16flash(reg)		__er16flash(hw, (reg))

   269

#define er32flash(reg)		__er32flash(hw, (reg))

   270

#define ew16flash(reg,val)	__ew16flash(hw, (reg), (val))

   271

#define ew32flash(reg,val)	__ew32flash(hw, (reg), (val))

   272

   273

/**

   274

 *  e1000_init_phy_params_pchlan - Initialize PHY function pointers

   275

 *  @hw: pointer to the HW structure

   276

 *

   277

 *  Initialize family-specific PHY parameters and function pointers.

   278

 **/

   279

static s32 e1000_init_phy_params_pchlan(struct e1000_hw *hw)

   280

{

   281

	struct e1000_phy_info *phy = &hw->phy;

   282

	u32 ctrl, fwsm;

   283

	s32 ret_val = 0;

   284

   285

	phy->addr                     = 1;

   286

	phy->reset_delay_us           = 100;

   287

   288

	phy->ops.read_reg             = e1000_read_phy_reg_hv;

   289

	phy->ops.read_reg_locked      = e1000_read_phy_reg_hv_locked;

   290

	phy->ops.set_d0_lplu_state    = e1000_set_lplu_state_pchlan;

   291

	phy->ops.set_d3_lplu_state    = e1000_set_lplu_state_pchlan;

   292

	phy->ops.write_reg            = e1000_write_phy_reg_hv;

   293

	phy->ops.write_reg_locked     = e1000_write_phy_reg_hv_locked;

   294

	phy->ops.power_up             = e1000_power_up_phy_copper;

   295

	phy->ops.power_down           = e1000_power_down_phy_copper_ich8lan;

   296

	phy->autoneg_mask             = AUTONEG_ADVERTISE_SPEED_DEFAULT;

   297

   298

	/*

   299

	 * The MAC-PHY interconnect may still be in SMBus mode

   300

	 * after Sx->S0.  If the manageability engine (ME) is

   301

	 * disabled, then toggle the LANPHYPC Value bit to force

   302

	 * the interconnect to PCIe mode.

   303

	 */

   304

	fwsm = er32(FWSM);

   305

	if (!(fwsm & E1000_ICH_FWSM_FW_VALID)) {

   306

		ctrl = er32(CTRL);

   307

		ctrl |=  E1000_CTRL_LANPHYPC_OVERRIDE;

   308

		ctrl &= ~E1000_CTRL_LANPHYPC_VALUE;

   309

		ew32(CTRL, ctrl);

   310

		udelay(10);

   311

		ctrl &= ~E1000_CTRL_LANPHYPC_OVERRIDE;

   312

		ew32(CTRL, ctrl);

   313

		msleep(50);

   314

   315

		/*

   316

		 * Gate automatic PHY configuration by hardware on

   317

		 * non-managed 82579

   318

		 */

   319

		if (hw->mac.type == e1000_pch2lan)

   320

			e1000_gate_hw_phy_config_ich8lan(hw, true);

   321

	}

   322

   323

	/*

   324

	 * Reset the PHY before any acccess to it.  Doing so, ensures that

   325

	 * the PHY is in a known good state before we read/write PHY registers.

   326

	 * The generic reset is sufficient here, because we haven't determined

   327

	 * the PHY type yet.

   328

	 */

   329

	ret_val = e1000e_phy_hw_reset_generic(hw);

   330

	if (ret_val)

   331

		goto out;

   332

   333

	/* Ungate automatic PHY configuration on non-managed 82579 */

   334

	if ((hw->mac.type == e1000_pch2lan)  &&

   335

	    !(fwsm & E1000_ICH_FWSM_FW_VALID)) {

   336

		msleep(10);

   337

		e1000_gate_hw_phy_config_ich8lan(hw, false);

   338

	}

   339

   340

	phy->id = e1000_phy_unknown;

   341

	switch (hw->mac.type) {

   342

	default:

   343

		ret_val = e1000e_get_phy_id(hw);

   344

		if (ret_val)

   345

			goto out;

   346

		if ((phy->id != 0) && (phy->id != PHY_REVISION_MASK))

   347

			break;

   348

		/* fall-through */

   349

	case e1000_pch2lan:

   350

		/*

   351

		 * In case the PHY needs to be in mdio slow mode,

   352

		 * set slow mode and try to get the PHY id again.

   353

		 */

   354

		ret_val = e1000_set_mdio_slow_mode_hv(hw);

   355

		if (ret_val)

   356

			goto out;

   357

		ret_val = e1000e_get_phy_id(hw);

   358

		if (ret_val)

   359

			goto out;

   360

		break;

   361

	}

   362

	phy->type = e1000e_get_phy_type_from_id(phy->id);

   363

   364

	switch (phy->type) {

   365

	case e1000_phy_82577:

   366

	case e1000_phy_82579:

   367

		phy->ops.check_polarity = e1000_check_polarity_82577;

   368

		phy->ops.force_speed_duplex =

   369

			e1000_phy_force_speed_duplex_82577;

   370

		phy->ops.get_cable_length = e1000_get_cable_length_82577;

   371

		phy->ops.get_info = e1000_get_phy_info_82577;

   372

		phy->ops.commit = e1000e_phy_sw_reset;

   373

		break;

   374

	case e1000_phy_82578:

   375

		phy->ops.check_polarity = e1000_check_polarity_m88;

   376

		phy->ops.force_speed_duplex = e1000e_phy_force_speed_duplex_m88;

   377

		phy->ops.get_cable_length = e1000e_get_cable_length_m88;

   378

		phy->ops.get_info = e1000e_get_phy_info_m88;

   379

		break;

   380

	default:

   381

		ret_val = -E1000_ERR_PHY;

   382

		break;

   383

	}

   384

   385

out:

   386

	return ret_val;

   387

}

   388

   389

/**

   390

 *  e1000_init_phy_params_ich8lan - Initialize PHY function pointers

   391

 *  @hw: pointer to the HW structure

   392

 *

   393

 *  Initialize family-specific PHY parameters and function pointers.

   394

 **/

   395

static s32 e1000_init_phy_params_ich8lan(struct e1000_hw *hw)

   396

{

   397

	struct e1000_phy_info *phy = &hw->phy;

   398

	s32 ret_val;

   399

	u16 i = 0;

   400

   401

	phy->addr			= 1;

   402

	phy->reset_delay_us		= 100;

   403

   404

	phy->ops.power_up               = e1000_power_up_phy_copper;

   405

	phy->ops.power_down             = e1000_power_down_phy_copper_ich8lan;

   406

   407

	/*

   408

	 * We may need to do this twice - once for IGP and if that fails,

   409

	 * we'll set BM func pointers and try again

   410

	 */

   411

	ret_val = e1000e_determine_phy_address(hw);

   412

	if (ret_val) {

   413

		phy->ops.write_reg = e1000e_write_phy_reg_bm;

   414

		phy->ops.read_reg  = e1000e_read_phy_reg_bm;

   415

		ret_val = e1000e_determine_phy_address(hw);

   416

		if (ret_val) {

   417

			e_dbg("Cannot determine PHY addr. Erroring out\n");

   418

			return ret_val;

   419

		}

   420

	}

   421

   422

	phy->id = 0;

   423

	while ((e1000_phy_unknown == e1000e_get_phy_type_from_id(phy->id)) &&

   424

	       (i++ < 100)) {

   425

		msleep(1);

   426

		ret_val = e1000e_get_phy_id(hw);

   427

		if (ret_val)

   428

			return ret_val;

   429

	}

   430

   431

	/* Verify phy id */

   432

	switch (phy->id) {

   433

	case IGP03E1000_E_PHY_ID:

   434

		phy->type = e1000_phy_igp_3;

   435

		phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT;

   436

		phy->ops.read_reg_locked = e1000e_read_phy_reg_igp_locked;

   437

		phy->ops.write_reg_locked = e1000e_write_phy_reg_igp_locked;

   438

		phy->ops.get_info = e1000e_get_phy_info_igp;

   439

		phy->ops.check_polarity = e1000_check_polarity_igp;

   440

		phy->ops.force_speed_duplex = e1000e_phy_force_speed_duplex_igp;

   441

		break;

   442

	case IFE_E_PHY_ID:

   443

	case IFE_PLUS_E_PHY_ID:

   444

	case IFE_C_E_PHY_ID:

   445

		phy->type = e1000_phy_ife;

   446

		phy->autoneg_mask = E1000_ALL_NOT_GIG;

   447

		phy->ops.get_info = e1000_get_phy_info_ife;

   448

		phy->ops.check_polarity = e1000_check_polarity_ife;

   449

		phy->ops.force_speed_duplex = e1000_phy_force_speed_duplex_ife;

   450

		break;

   451

	case BME1000_E_PHY_ID:

   452

		phy->type = e1000_phy_bm;

   453

		phy->autoneg_mask = AUTONEG_ADVERTISE_SPEED_DEFAULT;

   454

		phy->ops.read_reg = e1000e_read_phy_reg_bm;

   455

		phy->ops.write_reg = e1000e_write_phy_reg_bm;

   456

		phy->ops.commit = e1000e_phy_sw_reset;

   457

		phy->ops.get_info = e1000e_get_phy_info_m88;

   458

		phy->ops.check_polarity = e1000_check_polarity_m88;

   459

		phy->ops.force_speed_duplex = e1000e_phy_force_speed_duplex_m88;

   460

		break;

   461

	default:

   462

		return -E1000_ERR_PHY;

   463

		break;

   464

	}

   465

   466

	return 0;

   467

}

   468

   469

/**

   470

 *  e1000_init_nvm_params_ich8lan - Initialize NVM function pointers

   471

 *  @hw: pointer to the HW structure

   472

 *

   473

 *  Initialize family-specific NVM parameters and function

   474

 *  pointers.

   475

 **/

   476

static s32 e1000_init_nvm_params_ich8lan(struct e1000_hw *hw)

   477

{

   478

	struct e1000_nvm_info *nvm = &hw->nvm;

   479

	struct e1000_dev_spec_ich8lan *dev_spec = &hw->dev_spec.ich8lan;

   480

	u32 gfpreg, sector_base_addr, sector_end_addr;

   481

	u16 i;

   482

   483

	/* Can't read flash registers if the register set isn't mapped. */

   484

	if (!hw->flash_address) {

   485

		e_dbg("ERROR: Flash registers not mapped\n");

   486

		return -E1000_ERR_CONFIG;

   487

	}

   488

   489

	nvm->type = e1000_nvm_flash_sw;

   490

   491

	gfpreg = er32flash(ICH_FLASH_GFPREG);

   492

   493

	/*

   494

	 * sector_X_addr is a "sector"-aligned address (4096 bytes)

   495

	 * Add 1 to sector_end_addr since this sector is included in

   496

	 * the overall size.

   497

	 */

   498

	sector_base_addr = gfpreg & FLASH_GFPREG_BASE_MASK;

   499

	sector_end_addr = ((gfpreg >> 16) & FLASH_GFPREG_BASE_MASK) + 1;

   500

   501

	/* flash_base_addr is byte-aligned */

   502

	nvm->flash_base_addr = sector_base_addr << FLASH_SECTOR_ADDR_SHIFT;

   503

   504

	/*

   505

	 * find total size of the NVM, then cut in half since the total

   506

	 * size represents two separate NVM banks.

   507

	 */

   508

	nvm->flash_bank_size = (sector_end_addr - sector_base_addr)

   509

				<< FLASH_SECTOR_ADDR_SHIFT;

   510

	nvm->flash_bank_size /= 2;

   511

	/* Adjust to word count */

   512

	nvm->flash_bank_size /= sizeof(u16);

   513

   514

	nvm->word_size = E1000_ICH8_SHADOW_RAM_WORDS;

   515

   516

	/* Clear shadow ram */

   517

	for (i = 0; i < nvm->word_size; i++) {

   518

		dev_spec->shadow_ram[i].modified = false;

   519

		dev_spec->shadow_ram[i].value    = 0xFFFF;

   520

	}

   521

   522

	return 0;

   523

}

   524

   525

/**

   526

 *  e1000_init_mac_params_ich8lan - Initialize MAC function pointers

   527

 *  @hw: pointer to the HW structure

   528

 *

   529

 *  Initialize family-specific MAC parameters and function

   530

 *  pointers.