1

/*******************************************************************************

     2

     3

     4

  Copyright(c) 1999 - 2005 Intel Corporation. All rights reserved.

     5

     6

  This program is free software; you can redistribute it and/or modify it

     7

  under the terms of the GNU General Public License as published by the Free

     8

  Software Foundation; either version 2 of the License, or (at your option)

     9

  any later version.

    10

    11

  This program is distributed in the hope that it will be useful, but WITHOUT

    12

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    13

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    14

  more details.

    15

    16

  You should have received a copy of the GNU General Public License along with

    17

  this program; if not, write to the Free Software Foundation, Inc., 59

    18

  Temple Place - Suite 330, Boston, MA  02111-1307, USA.

    19

    20

  The full GNU General Public License is included in this distribution in the

    21

  file called LICENSE.

    22

    23

  Contact Information:

    24

  Linux NICS <linux.nics@intel.com>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/*

    30

 *	e100.c: Intel(R) PRO/100 ethernet driver

    31

 *

    32

 *	(Re)written 2003 by scott.feldman@intel.com.  Based loosely on

    33

 *	original e100 driver, but better described as a munging of

    34

 *	e100, e1000, eepro100, tg3, 8139cp, and other drivers.

    35

 *

    36

 *	References:

    37

 *		Intel 8255x 10/100 Mbps Ethernet Controller Family,

    38

 *		Open Source Software Developers Manual,

    39

 *		http://sourceforge.net/projects/e1000

    40

 *

    41

 *

    42

 *	                      Theory of Operation

    43

 *

    44

 *	I.   General

    45

 *

    46

 *	The driver supports Intel(R) 10/100 Mbps PCI Fast Ethernet

    47

 *	controller family, which includes the 82557, 82558, 82559, 82550,

    48

 *	82551, and 82562 devices.  82558 and greater controllers

    49

 *	integrate the Intel 82555 PHY.  The controllers are used in

    50

 *	server and client network interface cards, as well as in

    51

 *	LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx

    52

 *	configurations.  8255x supports a 32-bit linear addressing

    53

 *	mode and operates at 33Mhz PCI clock rate.

    54

 *

    55

 *	II.  Driver Operation

    56

 *

    57

 *	Memory-mapped mode is used exclusively to access the device's

    58

 *	shared-memory structure, the Control/Status Registers (CSR). All

    59

 *	setup, configuration, and control of the device, including queuing

    60

 *	of Tx, Rx, and configuration commands is through the CSR.

    61

 *	cmd_lock serializes accesses to the CSR command register.  cb_lock

    62

 *	protects the shared Command Block List (CBL).

    63

 *

    64

 *	8255x is highly MII-compliant and all access to the PHY go

    65

 *	through the Management Data Interface (MDI).  Consequently, the

    66

 *	driver leverages the mii.c library shared with other MII-compliant

    67

 *	devices.

    68

 *

    69

 *	Big- and Little-Endian byte order as well as 32- and 64-bit

    70

 *	archs are supported.  Weak-ordered memory and non-cache-coherent

    71

 *	archs are supported.

    72

 *

    73

 *	III. Transmit

    74

 *

    75

 *	A Tx skb is mapped and hangs off of a TCB.  TCBs are linked

    76

 *	together in a fixed-size ring (CBL) thus forming the flexible mode

    77

 *	memory structure.  A TCB marked with the suspend-bit indicates

    78

 *	the end of the ring.  The last TCB processed suspends the

    79

 *	controller, and the controller can be restarted by issue a CU

    80

 *	resume command to continue from the suspend point, or a CU start

    81

 *	command to start at a given position in the ring.

    82

 *

    83

 *	Non-Tx commands (config, multicast setup, etc) are linked

    84

 *	into the CBL ring along with Tx commands.  The common structure

    85

 *	used for both Tx and non-Tx commands is the Command Block (CB).

    86

 *

    87

 *	cb_to_use is the next CB to use for queuing a command; cb_to_clean

    88

 *	is the next CB to check for completion; cb_to_send is the first

    89

 *	CB to start on in case of a previous failure to resume.  CB clean

    90

 *	up happens in interrupt context in response to a CU interrupt.

    91

 *	cbs_avail keeps track of number of free CB resources available.

    92

 *

    93

 * 	Hardware padding of short packets to minimum packet size is

    94

 * 	enabled.  82557 pads with 7Eh, while the later controllers pad

    95

 * 	with 00h.

    96

 *

    97

 *	IV.  Recieve

    98

 *

    99

 *	The Receive Frame Area (RFA) comprises a ring of Receive Frame

   100

 *	Descriptors (RFD) + data buffer, thus forming the simplified mode

   101

 *	memory structure.  Rx skbs are allocated to contain both the RFD

   102

 *	and the data buffer, but the RFD is pulled off before the skb is

   103

 *	indicated.  The data buffer is aligned such that encapsulated

   104

 *	protocol headers are u32-aligned.  Since the RFD is part of the

   105

 *	mapped shared memory, and completion status is contained within

   106

 *	the RFD, the RFD must be dma_sync'ed to maintain a consistent

   107

 *	view from software and hardware.

   108

 *

   109

 *	Under typical operation, the  receive unit (RU) is start once,

   110

 *	and the controller happily fills RFDs as frames arrive.  If

   111

 *	replacement RFDs cannot be allocated, or the RU goes non-active,

   112

 *	the RU must be restarted.  Frame arrival generates an interrupt,

   113

 *	and Rx indication and re-allocation happen in the same context,

   114

 *	therefore no locking is required.  A software-generated interrupt

   115

 *	is generated from the watchdog to recover from a failed allocation

   116

 *	senario where all Rx resources have been indicated and none re-

   117

 *	placed.

   118

 *

   119

 *	V.   Miscellaneous

   120

 *

   121

 * 	VLAN offloading of tagging, stripping and filtering is not

   122

 * 	supported, but driver will accommodate the extra 4-byte VLAN tag

   123

 * 	for processing by upper layers.  Tx/Rx Checksum offloading is not

   124

 * 	supported.  Tx Scatter/Gather is not supported.  Jumbo Frames is

   125

 * 	not supported (hardware limitation).

   126

 *

   127

 * 	MagicPacket(tm) WoL support is enabled/disabled via ethtool.

   128

 *

   129

 * 	Thanks to JC (jchapman@katalix.com) for helping with

   130

 * 	testing/troubleshooting the development driver.

   131

 *

   132

 * 	TODO:

   133

 * 	o several entry points race with dev->close

   134

 * 	o check for tx-no-resources/stop Q races with tx clean/wake Q

   135

 *

   136

 *	FIXES:

   137

 * 2005/12/02 - Michael O'Donnell <Michael.ODonnell at stratus dot com>

   138

 *	- Stratus87247: protect MDI control register manipulations

   139

 */

   140

   141

#include <linux/module.h>

   142

#include <linux/moduleparam.h>

   143

#include <linux/kernel.h>

   144

#include <linux/types.h>

   145

#include <linux/slab.h>

   146

#include <linux/delay.h>

   147

#include <linux/init.h>

   148

#include <linux/pci.h>

   149

#include <linux/dma-mapping.h>

   150

#include <linux/netdevice.h>

   151

#include <linux/etherdevice.h>

   152

#include <linux/mii.h>

   153

#include <linux/if_vlan.h>

   154

#include <linux/skbuff.h>

   155

#include <linux/ethtool.h>

   156

#include <linux/string.h>

   157

#include <asm/unaligned.h>

   158

   159

   160

#define DRV_NAME		"e100"

   161

#define DRV_EXT		"-NAPI"

   162

#define DRV_VERSION		"3.5.10-k2"DRV_EXT

   163

#define DRV_DESCRIPTION		"Intel(R) PRO/100 Network Driver"

   164

#define DRV_COPYRIGHT		"Copyright(c) 1999-2005 Intel Corporation"

   165

#define PFX			DRV_NAME ": "

   166

   167

#define E100_WATCHDOG_PERIOD	(2 * HZ)

   168

#define E100_NAPI_WEIGHT	16

   169

   170

MODULE_DESCRIPTION(DRV_DESCRIPTION);

   171

MODULE_AUTHOR(DRV_COPYRIGHT);

   172

MODULE_LICENSE("GPL");

   173

MODULE_VERSION(DRV_VERSION);

   174

   175

static int debug = 3;

   176

static int eeprom_bad_csum_allow = 0;

   177

module_param(debug, int, 0);

   178

module_param(eeprom_bad_csum_allow, int, 0);

   179

MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");

   180

MODULE_PARM_DESC(eeprom_bad_csum_allow, "Allow bad eeprom checksums");

   181

#define DPRINTK(nlevel, klevel, fmt, args...) \

   182

	(void)((NETIF_MSG_##nlevel & nic->msg_enable) && \

   183

	printk(KERN_##klevel PFX "%s: %s: " fmt, nic->netdev->name, \

   184

		__FUNCTION__ , ## args))

   185

   186

#define INTEL_8255X_ETHERNET_DEVICE(device_id, ich) {\

   187

	PCI_VENDOR_ID_INTEL, device_id, PCI_ANY_ID, PCI_ANY_ID, \

   188

	PCI_CLASS_NETWORK_ETHERNET << 8, 0xFFFF00, ich }

   189

static struct pci_device_id e100_id_table[] = {

   190

	INTEL_8255X_ETHERNET_DEVICE(0x1029, 0),

   191

	INTEL_8255X_ETHERNET_DEVICE(0x1030, 0),

   192

	INTEL_8255X_ETHERNET_DEVICE(0x1031, 3),

   193

	INTEL_8255X_ETHERNET_DEVICE(0x1032, 3),

   194

	INTEL_8255X_ETHERNET_DEVICE(0x1033, 3),

   195

	INTEL_8255X_ETHERNET_DEVICE(0x1034, 3),

   196

	INTEL_8255X_ETHERNET_DEVICE(0x1038, 3),

   197

	INTEL_8255X_ETHERNET_DEVICE(0x1039, 4),

   198

	INTEL_8255X_ETHERNET_DEVICE(0x103A, 4),

   199

	INTEL_8255X_ETHERNET_DEVICE(0x103B, 4),

   200

	INTEL_8255X_ETHERNET_DEVICE(0x103C, 4),

   201

	INTEL_8255X_ETHERNET_DEVICE(0x103D, 4),

   202

	INTEL_8255X_ETHERNET_DEVICE(0x103E, 4),

   203

	INTEL_8255X_ETHERNET_DEVICE(0x1050, 5),

   204

	INTEL_8255X_ETHERNET_DEVICE(0x1051, 5),

   205

	INTEL_8255X_ETHERNET_DEVICE(0x1052, 5),

   206

	INTEL_8255X_ETHERNET_DEVICE(0x1053, 5),

   207

	INTEL_8255X_ETHERNET_DEVICE(0x1054, 5),

   208

	INTEL_8255X_ETHERNET_DEVICE(0x1055, 5),

   209

	INTEL_8255X_ETHERNET_DEVICE(0x1056, 5),

   210

	INTEL_8255X_ETHERNET_DEVICE(0x1057, 5),

   211

	INTEL_8255X_ETHERNET_DEVICE(0x1059, 0),

   212

	INTEL_8255X_ETHERNET_DEVICE(0x1064, 6),

   213

	INTEL_8255X_ETHERNET_DEVICE(0x1065, 6),

   214

	INTEL_8255X_ETHERNET_DEVICE(0x1066, 6),

   215

	INTEL_8255X_ETHERNET_DEVICE(0x1067, 6),

   216

	INTEL_8255X_ETHERNET_DEVICE(0x1068, 6),

   217

	INTEL_8255X_ETHERNET_DEVICE(0x1069, 6),

   218

	INTEL_8255X_ETHERNET_DEVICE(0x106A, 6),

   219

	INTEL_8255X_ETHERNET_DEVICE(0x106B, 6),

   220

	INTEL_8255X_ETHERNET_DEVICE(0x1091, 7),

   221

	INTEL_8255X_ETHERNET_DEVICE(0x1092, 7),

   222

	INTEL_8255X_ETHERNET_DEVICE(0x1093, 7),

   223

	INTEL_8255X_ETHERNET_DEVICE(0x1094, 7),

   224

	INTEL_8255X_ETHERNET_DEVICE(0x1095, 7),

   225

	INTEL_8255X_ETHERNET_DEVICE(0x1209, 0),

   226

	INTEL_8255X_ETHERNET_DEVICE(0x1229, 0),

   227

	INTEL_8255X_ETHERNET_DEVICE(0x2449, 2),

   228

	INTEL_8255X_ETHERNET_DEVICE(0x2459, 2),

   229

	INTEL_8255X_ETHERNET_DEVICE(0x245D, 2),

   230

	INTEL_8255X_ETHERNET_DEVICE(0x27DC, 7),

   231

	{ 0, }

   232

};

   233

MODULE_DEVICE_TABLE(pci, e100_id_table);

   234

   235

enum mac {

   236

	mac_82557_D100_A  = 0,

   237

	mac_82557_D100_B  = 1,

   238

	mac_82557_D100_C  = 2,

   239

	mac_82558_D101_A4 = 4,

   240

	mac_82558_D101_B0 = 5,

   241

	mac_82559_D101M   = 8,

   242

	mac_82559_D101S   = 9,

   243

	mac_82550_D102    = 12,

   244

	mac_82550_D102_C  = 13,

   245

	mac_82551_E       = 14,

   246

	mac_82551_F       = 15,

   247

	mac_82551_10      = 16,

   248

	mac_unknown       = 0xFF,

   249

};

   250

   251

enum phy {

   252

	phy_100a     = 0x000003E0,

   253

	phy_100c     = 0x035002A8,

   254

	phy_82555_tx = 0x015002A8,

   255

	phy_nsc_tx   = 0x5C002000,

   256

	phy_82562_et = 0x033002A8,

   257

	phy_82562_em = 0x032002A8,

   258

	phy_82562_ek = 0x031002A8,

   259

	phy_82562_eh = 0x017002A8,

   260

	phy_unknown  = 0xFFFFFFFF,

   261

};

   262

   263

/* CSR (Control/Status Registers) */

   264

struct csr {

   265

	struct {

   266

		u8 status;

   267

		u8 stat_ack;

   268

		u8 cmd_lo;

   269

		u8 cmd_hi;

   270

		u32 gen_ptr;

   271

	} scb;

   272

	u32 port;

   273

	u16 flash_ctrl;

   274

	u8 eeprom_ctrl_lo;

   275

	u8 eeprom_ctrl_hi;

   276

	u32 mdi_ctrl;

   277

	u32 rx_dma_count;

   278

};

   279

   280

enum scb_status {

   281

	rus_ready        = 0x10,

   282

	rus_mask         = 0x3C,

   283

};

   284

   285

enum ru_state  {

   286

	RU_SUSPENDED = 0,

   287

	RU_RUNNING	 = 1,

   288

	RU_UNINITIALIZED = -1,

   289

};

   290

   291

enum scb_stat_ack {

   292

	stat_ack_not_ours    = 0x00,

   293

	stat_ack_sw_gen      = 0x04,

   294

	stat_ack_rnr         = 0x10,

   295

	stat_ack_cu_idle     = 0x20,

   296

	stat_ack_frame_rx    = 0x40,

   297

	stat_ack_cu_cmd_done = 0x80,

   298

	stat_ack_not_present = 0xFF,

   299

	stat_ack_rx = (stat_ack_sw_gen | stat_ack_rnr | stat_ack_frame_rx),

   300

	stat_ack_tx = (stat_ack_cu_idle | stat_ack_cu_cmd_done),

   301

};

   302

   303

enum scb_cmd_hi {

   304

	irq_mask_none = 0x00,

   305

	irq_mask_all  = 0x01,

   306

	irq_sw_gen    = 0x02,

   307

};

   308

   309

enum scb_cmd_lo {

   310

	cuc_nop        = 0x00,

   311

	ruc_start      = 0x01,

   312

	ruc_load_base  = 0x06,

   313

	cuc_start      = 0x10,

   314

	cuc_resume     = 0x20,

   315

	cuc_dump_addr  = 0x40,

   316

	cuc_dump_stats = 0x50,

   317

	cuc_load_base  = 0x60,

   318

	cuc_dump_reset = 0x70,

   319

};

   320

   321

enum cuc_dump {

   322

	cuc_dump_complete       = 0x0000A005,

   323

	cuc_dump_reset_complete = 0x0000A007,

   324

};

   325

   326

enum port {

   327

	software_reset  = 0x0000,

   328

	selftest        = 0x0001,

   329

	selective_reset = 0x0002,

   330

};

   331

   332

enum eeprom_ctrl_lo {

   333

	eesk = 0x01,

   334

	eecs = 0x02,

   335

	eedi = 0x04,

   336

	eedo = 0x08,

   337

};

   338

   339

enum mdi_ctrl {

   340

	mdi_write = 0x04000000,

   341

	mdi_read  = 0x08000000,

   342

	mdi_ready = 0x10000000,

   343

};

   344

   345

enum eeprom_op {

   346

	op_write = 0x05,

   347

	op_read  = 0x06,

   348

	op_ewds  = 0x10,

   349

	op_ewen  = 0x13,

   350

};

   351

   352

enum eeprom_offsets {

   353

	eeprom_cnfg_mdix  = 0x03,

   354

	eeprom_id         = 0x0A,

   355

	eeprom_config_asf = 0x0D,

   356

	eeprom_smbus_addr = 0x90,

   357

};

   358

   359

enum eeprom_cnfg_mdix {

   360

	eeprom_mdix_enabled = 0x0080,

   361

};

   362

   363

enum eeprom_id {

   364

	eeprom_id_wol = 0x0020,

   365

};

   366

   367

enum eeprom_config_asf {

   368

	eeprom_asf = 0x8000,

   369

	eeprom_gcl = 0x4000,

   370

};

   371

   372

enum cb_status {

   373

	cb_complete = 0x8000,

   374

	cb_ok       = 0x2000,

   375

};

   376

   377

enum cb_command {

   378

	cb_nop    = 0x0000,

   379

	cb_iaaddr = 0x0001,

   380

	cb_config = 0x0002,

   381

	cb_multi  = 0x0003,

   382

	cb_tx     = 0x0004,

   383

	cb_ucode  = 0x0005,

   384

	cb_dump   = 0x0006,

   385

	cb_tx_sf  = 0x0008,

   386

	cb_cid    = 0x1f00,

   387

	cb_i      = 0x2000,

   388

	cb_s      = 0x4000,

   389

	cb_el     = 0x8000,

   390

};

   391

   392

struct rfd {

   393

	u16 status;

   394

	u16 command;

   395

	u32 link;

   396

	u32 rbd;

   397

	u16 actual_size;

   398

	u16 size;

   399

};

   400

   401

struct rx {

   402

	struct rx *next, *prev;

   403

	struct sk_buff *skb;

   404

	dma_addr_t dma_addr;

   405

};

   406

   407

#if defined(__BIG_ENDIAN_BITFIELD)

   408

#define X(a,b)	b,a

   409

#else

   410

#define X(a,b)	a,b

   411

#endif

   412

struct config {

   413

/*0*/	u8 X(byte_count:6, pad0:2);

   414

/*1*/	u8 X(X(rx_fifo_limit:4, tx_fifo_limit:3), pad1:1);

   415

/*2*/	u8 adaptive_ifs;

   416

/*3*/	u8 X(X(X(X(mwi_enable:1, type_enable:1), read_align_enable:1),

   417

	   term_write_cache_line:1), pad3:4);

   418

/*4*/	u8 X(rx_dma_max_count:7, pad4:1);

   419

/*5*/	u8 X(tx_dma_max_count:7, dma_max_count_enable:1);

   420

/*6*/	u8 X(X(X(X(X(X(X(late_scb_update:1, direct_rx_dma:1),

   421

	   tno_intr:1), cna_intr:1), standard_tcb:1), standard_stat_counter:1),

   422

	   rx_discard_overruns:1), rx_save_bad_frames:1);

   423

/*7*/	u8 X(X(X(X(X(rx_discard_short_frames:1, tx_underrun_retry:2),

   424

	   pad7:2), rx_extended_rfd:1), tx_two_frames_in_fifo:1),

   425

	   tx_dynamic_tbd:1);

   426

/*8*/	u8 X(X(mii_mode:1, pad8:6), csma_disabled:1);

   427

/*9*/	u8 X(X(X(X(X(rx_tcpudp_checksum:1, pad9:3), vlan_arp_tco:1),

   428

	   link_status_wake:1), arp_wake:1), mcmatch_wake:1);

   429

/*10*/	u8 X(X(X(pad10:3, no_source_addr_insertion:1), preamble_length:2),

   430

	   loopback:2);

   431

/*11*/	u8 X(linear_priority:3, pad11:5);

   432

/*12*/	u8 X(X(linear_priority_mode:1, pad12:3), ifs:4);

   433

/*13*/	u8 ip_addr_lo;

   434

/*14*/	u8 ip_addr_hi;

   435

/*15*/	u8 X(X(X(X(X(X(X(promiscuous_mode:1, broadcast_disabled:1),

   436

	   wait_after_win:1), pad15_1:1), ignore_ul_bit:1), crc_16_bit:1),

   437

	   pad15_2:1), crs_or_cdt:1);

   438

/*16*/	u8 fc_delay_lo;

   439

/*17*/	u8 fc_delay_hi;

   440

/*18*/	u8 X(X(X(X(X(rx_stripping:1, tx_padding:1), rx_crc_transfer:1),

   441

	   rx_long_ok:1), fc_priority_threshold:3), pad18:1);

   442

/*19*/	u8 X(X(X(X(X(X(X(addr_wake:1, magic_packet_disable:1),

   443

	   fc_disable:1), fc_restop:1), fc_restart:1), fc_reject:1),

   444

	   full_duplex_force:1), full_duplex_pin:1);

   445

/*20*/	u8 X(X(X(pad20_1:5, fc_priority_location:1), multi_ia:1), pad20_2:1);

   446

/*21*/	u8 X(X(pad21_1:3, multicast_all:1), pad21_2:4);

   447

/*22*/	u8 X(X(rx_d102_mode:1, rx_vlan_drop:1), pad22:6);

   448

	u8 pad_d102[9];

   449

};

   450

   451

#define E100_MAX_MULTICAST_ADDRS	64

   452

struct multi {

   453

	u16 count;

   454

	u8 addr[E100_MAX_MULTICAST_ADDRS * ETH_ALEN + 2/*pad*/];

   455

};

   456

   457

/* Important: keep total struct u32-aligned */

   458

#define UCODE_SIZE			134

   459

struct cb {

   460

	u16 status;

   461

	u16 command;

   462

	u32 link;

   463

	union {

   464

		u8 iaaddr[ETH_ALEN];

   465

		u32 ucode[UCODE_SIZE];

   466

		struct config config;

   467

		struct multi multi;

   468

		struct {

   469

			u32 tbd_array;

   470

			u16 tcb_byte_count;

   471

			u8 threshold;

   472

			u8 tbd_count;

   473

			struct {

   474

				u32 buf_addr;

   475

				u16 size;

   476

				u16 eol;

   477

			} tbd;

   478

		} tcb;

   479

		u32 dump_buffer_addr;

   480

	} u;

   481

	struct cb *next, *prev;

   482

	dma_addr_t dma_addr;

   483

	struct sk_buff *skb;

   484

};

   485

   486

enum loopback {

   487

	lb_none = 0, lb_mac = 1, lb_phy = 3,

   488

};

   489

   490

struct stats {

   491

	u32 tx_good_frames, tx_max_collisions, tx_late_collisions,

   492

		tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,

   493

		tx_multiple_collisions, tx_total_collisions;

   494

	u32 rx_good_frames, rx_crc_errors, rx_alignment_errors,

   495

		rx_resource_errors, rx_overrun_errors, rx_cdt_errors,

   496

		rx_short_frame_errors;

   497

	u32 fc_xmt_pause, fc_rcv_pause, fc_rcv_unsupported;

   498

	u16 xmt_tco_frames, rcv_tco_frames;

   499

	u32 complete;

   500

};

   501

   502

struct mem {

   503

	struct {

   504

		u32 signature;

   505

		u32 result;

   506

	} selftest;

   507

	struct stats stats;

   508

	u8 dump_buf[596];

   509

};

   510

   511

struct param_range {

   512

	u32 min;

   513

	u32 max;

   514

	u32 count;

   515

};

   516

   517

struct params {

   518

	struct param_range rfds;

   519

	struct param_range cbs;

   520

};

   521

   522

struct nic {

   523

	/* Begin: frequently used values: keep adjacent for cache effect */

   524

	u32 msg_enable				____cacheline_aligned;

   525

	struct net_device *netdev;

   526

	struct pci_dev *pdev;

   527

   528

	struct rx *rxs				____cacheline_aligned;

   529

	struct rx *rx_to_use;

   530

	struct rx *rx_to_clean;