1

/******************************************************************************

     2

 *

     3

 *  $Id$

     4

 *

     5

 *  Copyright (C) 2007-2008  Florian Pose, Ingenieurgemeinschaft IgH

     6

 *

     7

 *  This file is part of the IgH EtherCAT Master.

     8

 *

     9

 *  The IgH EtherCAT Master is free software; you can redistribute it and/or

    10

 *  modify it under the terms of the GNU General Public License version 2, as

    11

 *  published by the Free Software Foundation.

    12

 *

    13

 *  The IgH EtherCAT Master is distributed in the hope that it will be useful,

    14

 *  but WITHOUT ANY WARRANTY; without even the implied warranty of

    15

 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General

    16

 *  Public License for more details.

    17

 *

    18

 *  You should have received a copy of the GNU General Public License along

    19

 *  with the IgH EtherCAT Master; if not, write to the Free Software

    20

 *  Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA

    21

 *

    22

 *  ---

    23

 *

    24

 *  The license mentioned above concerns the source code only. Using the

    25

 *  EtherCAT technology and brand is only permitted in compliance with the

    26

 *  industrial property and similar rights of Beckhoff Automation GmbH.

    27

 *

    28

 *  ---

    29

 *

    30

 *  vim: noexpandtab

    31

 *

    32

 *****************************************************************************/

    33

    34

/**

    35

   \file

    36

   EtherCAT driver for e100-compatible NICs.

    37

*/

    38

    39

/* Former documentation: */

    40

    41

/*******************************************************************************

    42

    43

  Intel PRO/100 Linux driver

    44

  Copyright(c) 1999 - 2006 Intel Corporation.

    45

    46

  This program is free software; you can redistribute it and/or modify it

    47

  under the terms and conditions of the GNU General Public License,

    48

  version 2, as published by the Free Software Foundation.

    49

    50

  This program is distributed in the hope it will be useful, but WITHOUT

    51

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    52

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    53

  more details.

    54

    55

  You should have received a copy of the GNU General Public License along with

    56

  this program; if not, write to the Free Software Foundation, Inc.,

    57

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    58

    59

  The full GNU General Public License is included in this distribution in

    60

  the file called "COPYING".

    61

    62

  Contact Information:

    63

  Linux NICS <linux.nics@intel.com>

    64

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    65

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    66

    67

*******************************************************************************/

    68

    69

/*

    70

 *	e100.c: Intel(R) PRO/100 ethernet driver

    71

 *

    72

 *	(Re)written 2003 by scott.feldman@intel.com.  Based loosely on

    73

 *	original e100 driver, but better described as a munging of

    74

 *	e100, e1000, eepro100, tg3, 8139cp, and other drivers.

    75

 *

    76

 *	References:

    77

 *		Intel 8255x 10/100 Mbps Ethernet Controller Family,

    78

 *		Open Source Software Developers Manual,

    79

 *		http://sourceforge.net/projects/e1000

    80

 *

    81

 *

    82

 *	                      Theory of Operation

    83

 *

    84

 *	I.   General

    85

 *

    86

 *	The driver supports Intel(R) 10/100 Mbps PCI Fast Ethernet

    87

 *	controller family, which includes the 82557, 82558, 82559, 82550,

    88

 *	82551, and 82562 devices.  82558 and greater controllers

    89

 *	integrate the Intel 82555 PHY.  The controllers are used in

    90

 *	server and client network interface cards, as well as in

    91

 *	LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx

    92

 *	configurations.  8255x supports a 32-bit linear addressing

    93

 *	mode and operates at 33Mhz PCI clock rate.

    94

 *

    95

 *	II.  Driver Operation

    96

 *

    97

 *	Memory-mapped mode is used exclusively to access the device's

    98

 *	shared-memory structure, the Control/Status Registers (CSR). All

    99

 *	setup, configuration, and control of the device, including queuing

   100

 *	of Tx, Rx, and configuration commands is through the CSR.

   101

 *	cmd_lock serializes accesses to the CSR command register.  cb_lock

   102

 *	protects the shared Command Block List (CBL).

   103

 *

   104

 *	8255x is highly MII-compliant and all access to the PHY go

   105

 *	through the Management Data Interface (MDI).  Consequently, the

   106

 *	driver leverages the mii.c library shared with other MII-compliant

   107

 *	devices.

   108

 *

   109

 *	Big- and Little-Endian byte order as well as 32- and 64-bit

   110

 *	archs are supported.  Weak-ordered memory and non-cache-coherent

   111

 *	archs are supported.

   112

 *

   113

 *	III. Transmit

   114

 *

   115

 *	A Tx skb is mapped and hangs off of a TCB.  TCBs are linked

   116

 *	together in a fixed-size ring (CBL) thus forming the flexible mode

   117

 *	memory structure.  A TCB marked with the suspend-bit indicates

   118

 *	the end of the ring.  The last TCB processed suspends the

   119

 *	controller, and the controller can be restarted by issue a CU

   120

 *	resume command to continue from the suspend point, or a CU start

   121

 *	command to start at a given position in the ring.

   122

 *

   123

 *	Non-Tx commands (config, multicast setup, etc) are linked

   124

 *	into the CBL ring along with Tx commands.  The common structure

   125

 *	used for both Tx and non-Tx commands is the Command Block (CB).

   126

 *

   127

 *	cb_to_use is the next CB to use for queuing a command; cb_to_clean

   128

 *	is the next CB to check for completion; cb_to_send is the first

   129

 *	CB to start on in case of a previous failure to resume.  CB clean

   130

 *	up happens in interrupt context in response to a CU interrupt.

   131

 *	cbs_avail keeps track of number of free CB resources available.

   132

 *

   133

 * 	Hardware padding of short packets to minimum packet size is

   134

 * 	enabled.  82557 pads with 7Eh, while the later controllers pad

   135

 * 	with 00h.

   136

 *

   137

 *	IV.  Receive

   138

 *

   139

 *	The Receive Frame Area (RFA) comprises a ring of Receive Frame

   140

 *	Descriptors (RFD) + data buffer, thus forming the simplified mode

   141

 *	memory structure.  Rx skbs are allocated to contain both the RFD

   142

 *	and the data buffer, but the RFD is pulled off before the skb is

   143

 *	indicated.  The data buffer is aligned such that encapsulated

   144

 *	protocol headers are u32-aligned.  Since the RFD is part of the

   145

 *	mapped shared memory, and completion status is contained within

   146

 *	the RFD, the RFD must be dma_sync'ed to maintain a consistent

   147

 *	view from software and hardware.

   148

 *

   149

 *	In order to keep updates to the RFD link field from colliding with

   150

 *	hardware writes to mark packets complete, we use the feature that

   151

 *	hardware will not write to a size 0 descriptor and mark the previous

   152

 *	packet as end-of-list (EL).   After updating the link, we remove EL

   153

 *	and only then restore the size such that hardware may use the

   154

 *	previous-to-end RFD.

   155

 *

   156

 *	Under typical operation, the  receive unit (RU) is start once,

   157

 *	and the controller happily fills RFDs as frames arrive.  If

   158

 *	replacement RFDs cannot be allocated, or the RU goes non-active,

   159

 *	the RU must be restarted.  Frame arrival generates an interrupt,

   160

 *	and Rx indication and re-allocation happen in the same context,

   161

 *	therefore no locking is required.  A software-generated interrupt

   162

 *	is generated from the watchdog to recover from a failed allocation

   163

 *	scenario where all Rx resources have been indicated and none re-

   164

 *	placed.

   165

 *

   166

 *	V.   Miscellaneous

   167

 *

   168

 * 	VLAN offloading of tagging, stripping and filtering is not

   169

 * 	supported, but driver will accommodate the extra 4-byte VLAN tag

   170

 * 	for processing by upper layers.  Tx/Rx Checksum offloading is not

   171

 * 	supported.  Tx Scatter/Gather is not supported.  Jumbo Frames is

   172

 * 	not supported (hardware limitation).

   173

 *

   174

 * 	MagicPacket(tm) WoL support is enabled/disabled via ethtool.

   175

 *

   176

 * 	Thanks to JC (jchapman@katalix.com) for helping with

   177

 * 	testing/troubleshooting the development driver.

   178

 *

   179

 * 	TODO:

   180

 * 	o several entry points race with dev->close

   181

 * 	o check for tx-no-resources/stop Q races with tx clean/wake Q

   182

 *

   183

 *	FIXES:

   184

 * 2005/12/02 - Michael O'Donnell <Michael.ODonnell at stratus dot com>

   185

 *	- Stratus87247: protect MDI control register manipulations

   186

 * 2009/06/01 - Andreas Mohr <andi at lisas dot de>

   187

 *      - add clean lowlevel I/O emulation for cards with MII-lacking PHYs

   188

 */

   189

   190

#include <linux/module.h>

   191

#include <linux/moduleparam.h>

   192

#include <linux/kernel.h>

   193

#include <linux/types.h>

   194

#include <linux/sched.h>

   195

#include <linux/slab.h>

   196

#include <linux/delay.h>

   197

#include <linux/init.h>

   198

#include <linux/pci.h>

   199

#include <linux/dma-mapping.h>

   200

#include <linux/dmapool.h>

   201

#include <linux/netdevice.h>

   202

#include <linux/etherdevice.h>

   203

#include <linux/mii.h>

   204

#include <linux/if_vlan.h>

   205

#include <linux/skbuff.h>

   206

#include <linux/ethtool.h>

   207

   208

// EtherCAT includes

   209

#include "../globals.h"

   210

#include "ecdev.h"

   211

   212

#define DRV_NAME		"ec_e100"

   213

#include <linux/string.h>

   214

#include <linux/firmware.h>

   215

#include <asm/unaligned.h>

   216

   217

   218

#define DRV_EXT			"-NAPI"

   219

#define DRV_VERSION		"3.5.24-k2"DRV_EXT

   220

#define DRV_DESCRIPTION		"Intel(R) PRO/100 Network Driver"

   221

#define DRV_COPYRIGHT		"Copyright(c) 1999-2006 Intel Corporation"

   222

#define PFX			DRV_NAME ": "

   223

   224

#define E100_WATCHDOG_PERIOD	(2 * HZ)

   225

#define E100_NAPI_WEIGHT	16

   226

   227

#define FIRMWARE_D101M		"e100/d101m_ucode.bin"

   228

#define FIRMWARE_D101S		"e100/d101s_ucode.bin"

   229

#define FIRMWARE_D102E		"e100/d102e_ucode.bin"

   230

   231

MODULE_DESCRIPTION(DRV_DESCRIPTION);

   232

MODULE_AUTHOR(DRV_COPYRIGHT);

   233

MODULE_LICENSE("GPL");

   234

MODULE_VERSION(DRV_VERSION);

   235

MODULE_FIRMWARE(FIRMWARE_D101M);

   236

MODULE_FIRMWARE(FIRMWARE_D101S);

   237

MODULE_FIRMWARE(FIRMWARE_D102E);

   238

   239

MODULE_DESCRIPTION(DRV_DESCRIPTION);

   240

MODULE_AUTHOR("Florian Pose <fp@igh-essen.com>");

   241

MODULE_LICENSE("GPL");

   242

MODULE_VERSION(DRV_VERSION ", master " EC_MASTER_VERSION);

   243

   244

void e100_ec_poll(struct net_device *);

   245

   246

static int debug = 3;

   247

static int eeprom_bad_csum_allow = 0;

   248

static int use_io = 0;

   249

module_param(debug, int, 0);

   250

module_param(eeprom_bad_csum_allow, int, 0);

   251

module_param(use_io, int, 0);

   252

MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");

   253

MODULE_PARM_DESC(eeprom_bad_csum_allow, "Allow bad eeprom checksums");

   254

MODULE_PARM_DESC(use_io, "Force use of i/o access mode");

   255

#define DPRINTK(nlevel, klevel, fmt, args...) \

   256

	(void)((NETIF_MSG_##nlevel & nic->msg_enable) && \

   257

	printk(KERN_##klevel PFX "%s: %s: " fmt, nic->netdev->name, \

   258

		__func__ , ## args))

   259

   260

#define INTEL_8255X_ETHERNET_DEVICE(device_id, ich) {\

   261

	PCI_VENDOR_ID_INTEL, device_id, PCI_ANY_ID, PCI_ANY_ID, \

   262

	PCI_CLASS_NETWORK_ETHERNET << 8, 0xFFFF00, ich }

   263

static struct pci_device_id e100_id_table[] = {

   264

	INTEL_8255X_ETHERNET_DEVICE(0x1029, 0),

   265

	INTEL_8255X_ETHERNET_DEVICE(0x1030, 0),

   266

	INTEL_8255X_ETHERNET_DEVICE(0x1031, 3),

   267

	INTEL_8255X_ETHERNET_DEVICE(0x1032, 3),

   268

	INTEL_8255X_ETHERNET_DEVICE(0x1033, 3),

   269

	INTEL_8255X_ETHERNET_DEVICE(0x1034, 3),

   270

	INTEL_8255X_ETHERNET_DEVICE(0x1038, 3),

   271

	INTEL_8255X_ETHERNET_DEVICE(0x1039, 4),

   272

	INTEL_8255X_ETHERNET_DEVICE(0x103A, 4),

   273

	INTEL_8255X_ETHERNET_DEVICE(0x103B, 4),

   274

	INTEL_8255X_ETHERNET_DEVICE(0x103C, 4),

   275

	INTEL_8255X_ETHERNET_DEVICE(0x103D, 4),

   276

	INTEL_8255X_ETHERNET_DEVICE(0x103E, 4),

   277

	INTEL_8255X_ETHERNET_DEVICE(0x1050, 5),

   278

	INTEL_8255X_ETHERNET_DEVICE(0x1051, 5),

   279

	INTEL_8255X_ETHERNET_DEVICE(0x1052, 5),

   280

	INTEL_8255X_ETHERNET_DEVICE(0x1053, 5),

   281

	INTEL_8255X_ETHERNET_DEVICE(0x1054, 5),

   282

	INTEL_8255X_ETHERNET_DEVICE(0x1055, 5),

   283

	INTEL_8255X_ETHERNET_DEVICE(0x1056, 5),

   284

	INTEL_8255X_ETHERNET_DEVICE(0x1057, 5),

   285

	INTEL_8255X_ETHERNET_DEVICE(0x1059, 0),

   286

	INTEL_8255X_ETHERNET_DEVICE(0x1064, 6),

   287

	INTEL_8255X_ETHERNET_DEVICE(0x1065, 6),

   288

	INTEL_8255X_ETHERNET_DEVICE(0x1066, 6),

   289

	INTEL_8255X_ETHERNET_DEVICE(0x1067, 6),

   290

	INTEL_8255X_ETHERNET_DEVICE(0x1068, 6),

   291

	INTEL_8255X_ETHERNET_DEVICE(0x1069, 6),

   292

	INTEL_8255X_ETHERNET_DEVICE(0x106A, 6),

   293

	INTEL_8255X_ETHERNET_DEVICE(0x106B, 6),

   294

	INTEL_8255X_ETHERNET_DEVICE(0x1091, 7),

   295

	INTEL_8255X_ETHERNET_DEVICE(0x1092, 7),

   296

	INTEL_8255X_ETHERNET_DEVICE(0x1093, 7),

   297

	INTEL_8255X_ETHERNET_DEVICE(0x1094, 7),

   298

	INTEL_8255X_ETHERNET_DEVICE(0x1095, 7),

   299

	INTEL_8255X_ETHERNET_DEVICE(0x10fe, 7),

   300

	INTEL_8255X_ETHERNET_DEVICE(0x1209, 0),

   301

	INTEL_8255X_ETHERNET_DEVICE(0x1229, 0),

   302

	INTEL_8255X_ETHERNET_DEVICE(0x2449, 2),

   303

	INTEL_8255X_ETHERNET_DEVICE(0x2459, 2),

   304

	INTEL_8255X_ETHERNET_DEVICE(0x245D, 2),

   305

	INTEL_8255X_ETHERNET_DEVICE(0x27DC, 7),

   306

	{ 0, }

   307

};

   308

   309

// prevent from being loaded automatically

   310

//MODULE_DEVICE_TABLE(pci, e100_id_table);

   311

   312

enum mac {

   313

	mac_82557_D100_A  = 0,

   314

	mac_82557_D100_B  = 1,

   315

	mac_82557_D100_C  = 2,

   316

	mac_82558_D101_A4 = 4,

   317

	mac_82558_D101_B0 = 5,

   318

	mac_82559_D101M   = 8,

   319

	mac_82559_D101S   = 9,

   320

	mac_82550_D102    = 12,

   321

	mac_82550_D102_C  = 13,

   322

	mac_82551_E       = 14,

   323

	mac_82551_F       = 15,

   324

	mac_82551_10      = 16,

   325

	mac_unknown       = 0xFF,

   326

};

   327

   328

enum phy {

   329

	phy_100a     = 0x000003E0,

   330

	phy_100c     = 0x035002A8,

   331

	phy_82555_tx = 0x015002A8,

   332

	phy_nsc_tx   = 0x5C002000,

   333

	phy_82562_et = 0x033002A8,

   334

	phy_82562_em = 0x032002A8,

   335

	phy_82562_ek = 0x031002A8,

   336

	phy_82562_eh = 0x017002A8,

   337

	phy_82552_v  = 0xd061004d,

   338

	phy_unknown  = 0xFFFFFFFF,

   339

};

   340

   341

/* CSR (Control/Status Registers) */

   342

struct csr {

   343

	struct {

   344

		u8 status;

   345

		u8 stat_ack;

   346

		u8 cmd_lo;

   347

		u8 cmd_hi;

   348

		u32 gen_ptr;

   349

	} scb;

   350

	u32 port;

   351

	u16 flash_ctrl;

   352

	u8 eeprom_ctrl_lo;

   353

	u8 eeprom_ctrl_hi;

   354

	u32 mdi_ctrl;

   355

	u32 rx_dma_count;

   356

};

   357

   358

enum scb_status {

   359

	rus_no_res       = 0x08,

   360

	rus_ready        = 0x10,

   361

	rus_mask         = 0x3C,

   362

};

   363

   364

enum ru_state  {

   365

	RU_SUSPENDED = 0,

   366

	RU_RUNNING	 = 1,

   367

	RU_UNINITIALIZED = -1,

   368

};

   369

   370

enum scb_stat_ack {

   371

	stat_ack_not_ours    = 0x00,

   372

	stat_ack_sw_gen      = 0x04,

   373

	stat_ack_rnr         = 0x10,

   374

	stat_ack_cu_idle     = 0x20,

   375

	stat_ack_frame_rx    = 0x40,

   376

	stat_ack_cu_cmd_done = 0x80,

   377

	stat_ack_not_present = 0xFF,

   378

	stat_ack_rx = (stat_ack_sw_gen | stat_ack_rnr | stat_ack_frame_rx),

   379

	stat_ack_tx = (stat_ack_cu_idle | stat_ack_cu_cmd_done),

   380

};

   381

   382

enum scb_cmd_hi {

   383

	irq_mask_none = 0x00,

   384

	irq_mask_all  = 0x01,

   385

	irq_sw_gen    = 0x02,

   386

};

   387

   388

enum scb_cmd_lo {

   389

	cuc_nop        = 0x00,

   390

	ruc_start      = 0x01,

   391

	ruc_load_base  = 0x06,

   392

	cuc_start      = 0x10,

   393

	cuc_resume     = 0x20,

   394

	cuc_dump_addr  = 0x40,

   395

	cuc_dump_stats = 0x50,

   396

	cuc_load_base  = 0x60,

   397

	cuc_dump_reset = 0x70,

   398

};

   399

   400

enum cuc_dump {

   401

	cuc_dump_complete       = 0x0000A005,

   402

	cuc_dump_reset_complete = 0x0000A007,

   403

};

   404

   405

enum port {

   406

	software_reset  = 0x0000,

   407

	selftest        = 0x0001,

   408

	selective_reset = 0x0002,

   409

};

   410

   411

enum eeprom_ctrl_lo {

   412

	eesk = 0x01,

   413

	eecs = 0x02,

   414

	eedi = 0x04,

   415

	eedo = 0x08,

   416

};

   417

   418

enum mdi_ctrl {

   419

	mdi_write = 0x04000000,

   420

	mdi_read  = 0x08000000,

   421

	mdi_ready = 0x10000000,

   422

};

   423

   424

enum eeprom_op {

   425

	op_write = 0x05,

   426

	op_read  = 0x06,

   427

	op_ewds  = 0x10,

   428

	op_ewen  = 0x13,

   429

};

   430

   431

enum eeprom_offsets {

   432

	eeprom_cnfg_mdix  = 0x03,

   433

	eeprom_phy_iface  = 0x06,

   434

	eeprom_id         = 0x0A,

   435

	eeprom_config_asf = 0x0D,

   436

	eeprom_smbus_addr = 0x90,

   437

};

   438

   439

enum eeprom_cnfg_mdix {

   440

	eeprom_mdix_enabled = 0x0080,

   441

};

   442

   443

enum eeprom_phy_iface {

   444

	NoSuchPhy = 0,

   445

	I82553AB,

   446

	I82553C,

   447

	I82503,

   448

	DP83840,

   449

	S80C240,

   450

	S80C24,

   451

	I82555,

   452

	DP83840A = 10,

   453

};

   454

   455

enum eeprom_id {

   456

	eeprom_id_wol = 0x0020,

   457

};

   458

   459

enum eeprom_config_asf {

   460

	eeprom_asf = 0x8000,

   461

	eeprom_gcl = 0x4000,

   462

};

   463

   464

enum cb_status {

   465

	cb_complete = 0x8000,

   466

	cb_ok       = 0x2000,

   467

};

   468

   469

enum cb_command {

   470

	cb_nop    = 0x0000,

   471

	cb_iaaddr = 0x0001,

   472

	cb_config = 0x0002,

   473

	cb_multi  = 0x0003,

   474

	cb_tx     = 0x0004,

   475

	cb_ucode  = 0x0005,

   476

	cb_dump   = 0x0006,

   477

	cb_tx_sf  = 0x0008,

   478

	cb_cid    = 0x1f00,

   479

	cb_i      = 0x2000,

   480

	cb_s      = 0x4000,

   481

	cb_el     = 0x8000,

   482

};

   483

   484

struct rfd {

   485

	__le16 status;

   486

	__le16 command;

   487

	__le32 link;

   488

	__le32 rbd;

   489

	__le16 actual_size;

   490

	__le16 size;

   491

};

   492

   493

struct rx {

   494

	struct rx *next, *prev;

   495

	struct sk_buff *skb;

   496

	dma_addr_t dma_addr;

   497

};

   498

   499

#if defined(__BIG_ENDIAN_BITFIELD)

   500

#define X(a,b)	b,a

   501

#else

   502

#define X(a,b)	a,b

   503

#endif

   504

struct config {

   505

/*0*/	u8 X(byte_count:6, pad0:2);

   506

/*1*/	u8 X(X(rx_fifo_limit:4, tx_fifo_limit:3), pad1:1);

   507

/*2*/	u8 adaptive_ifs;

   508

/*3*/	u8 X(X(X(X(mwi_enable:1, type_enable:1), read_align_enable:1),

   509

	   term_write_cache_line:1), pad3:4);

   510

/*4*/	u8 X(rx_dma_max_count:7, pad4:1);

   511

/*5*/	u8 X(tx_dma_max_count:7, dma_max_count_enable:1);

   512

/*6*/	u8 X(X(X(X(X(X(X(late_scb_update:1, direct_rx_dma:1),

   513

	   tno_intr:1), cna_intr:1), standard_tcb:1), standard_stat_counter:1),

   514

	   rx_discard_overruns:1), rx_save_bad_frames:1);

   515

/*7*/	u8 X(X(X(X(X(rx_discard_short_frames:1, tx_underrun_retry:2),

   516

	   pad7:2), rx_extended_rfd:1), tx_two_frames_in_fifo:1),

   517

	   tx_dynamic_tbd:1);

   518

/*8*/	u8 X(X(mii_mode:1, pad8:6), csma_disabled:1);

   519

/*9*/	u8 X(X(X(X(X(rx_tcpudp_checksum:1, pad9:3), vlan_arp_tco:1),

   520

	   link_status_wake:1), arp_wake:1), mcmatch_wake:1);

   521

/*10*/	u8 X(X(X(pad10:3, no_source_addr_insertion:1), preamble_length:2),

   522

	   loopback:2);

   523

/*11*/	u8 X(linear_priority:3, pad11:5);

   524

/*12*/	u8 X(X(linear_priority_mode:1, pad12:3), ifs:4);

   525

/*13*/	u8 ip_addr_lo;

   526

/*14*/	u8 ip_addr_hi;

   527

/*15*/	u8 X(X(X(X(X(X(X(promiscuous_mode:1, broadcast_disabled:1),

   528

	   wait_after_win:1), pad15_1:1), ignore_ul_bit:1), crc_16_bit:1),

   529

	   pad15_2:1), crs_or_cdt:1);

   530

/*16*/	u8 fc_delay_lo;