1

/*******************************************************************************

     2

     3

  Intel PRO/1000 Linux driver

     4

  Copyright(c) 1999 - 2012 Intel Corporation.

     5

     6

  This program is free software; you can redistribute it and/or modify it

     7

  under the terms and conditions of the GNU General Public License,

     8

  version 2, as published by the Free Software Foundation.

     9

    10

  This program is distributed in the hope it will be useful, but WITHOUT

    11

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    12

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    13

  more details.

    14

    15

  You should have received a copy of the GNU General Public License along with

    16

  this program; if not, write to the Free Software Foundation, Inc.,

    17

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    18

    19

  The full GNU General Public License is included in this distribution in

    20

  the file called "COPYING".

    21

    22

  Contact Information:

    23

  Linux NICS <linux.nics@intel.com>

    24

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/*

    30

 * 82562G 10/100 Network Connection

    31

 * 82562G-2 10/100 Network Connection

    32

 * 82562GT 10/100 Network Connection

    33

 * 82562GT-2 10/100 Network Connection

    34

 * 82562V 10/100 Network Connection

    35

 * 82562V-2 10/100 Network Connection

    36

 * 82566DC-2 Gigabit Network Connection

    37

 * 82566DC Gigabit Network Connection

    38

 * 82566DM-2 Gigabit Network Connection

    39

 * 82566DM Gigabit Network Connection

    40

 * 82566MC Gigabit Network Connection

    41

 * 82566MM Gigabit Network Connection

    42

 * 82567LM Gigabit Network Connection

    43

 * 82567LF Gigabit Network Connection

    44

 * 82567V Gigabit Network Connection

    45

 * 82567LM-2 Gigabit Network Connection

    46

 * 82567LF-2 Gigabit Network Connection

    47

 * 82567V-2 Gigabit Network Connection

    48

 * 82567LF-3 Gigabit Network Connection

    49

 * 82567LM-3 Gigabit Network Connection

    50

 * 82567LM-4 Gigabit Network Connection

    51

 * 82577LM Gigabit Network Connection

    52

 * 82577LC Gigabit Network Connection

    53

 * 82578DM Gigabit Network Connection

    54

 * 82578DC Gigabit Network Connection

    55

 * 82579LM Gigabit Network Connection

    56

 * 82579V Gigabit Network Connection

    57

 */

    58

    59

#include "e1000.h"

    60

    61

#define ICH_FLASH_GFPREG		0x0000

    62

#define ICH_FLASH_HSFSTS		0x0004

    63

#define ICH_FLASH_HSFCTL		0x0006

    64

#define ICH_FLASH_FADDR			0x0008

    65

#define ICH_FLASH_FDATA0		0x0010

    66

#define ICH_FLASH_PR0			0x0074

    67

    68

#define ICH_FLASH_READ_COMMAND_TIMEOUT	500

    69

#define ICH_FLASH_WRITE_COMMAND_TIMEOUT	500

    70

#define ICH_FLASH_ERASE_COMMAND_TIMEOUT	3000000

    71

#define ICH_FLASH_LINEAR_ADDR_MASK	0x00FFFFFF

    72

#define ICH_FLASH_CYCLE_REPEAT_COUNT	10

    73

    74

#define ICH_CYCLE_READ			0

    75

#define ICH_CYCLE_WRITE			2

    76

#define ICH_CYCLE_ERASE			3

    77

    78

#define FLASH_GFPREG_BASE_MASK		0x1FFF

    79

#define FLASH_SECTOR_ADDR_SHIFT		12

    80

    81

#define ICH_FLASH_SEG_SIZE_256		256

    82

#define ICH_FLASH_SEG_SIZE_4K		4096

    83

#define ICH_FLASH_SEG_SIZE_8K		8192

    84

#define ICH_FLASH_SEG_SIZE_64K		65536

    85

    86

    87

#define E1000_ICH_FWSM_RSPCIPHY	0x00000040 /* Reset PHY on PCI Reset */

    88

/* FW established a valid mode */

    89

#define E1000_ICH_FWSM_FW_VALID		0x00008000

    90

    91

#define E1000_ICH_MNG_IAMT_MODE		0x2

    92

    93

#define ID_LED_DEFAULT_ICH8LAN  ((ID_LED_DEF1_DEF2 << 12) | \

    94

				 (ID_LED_DEF1_OFF2 <<  8) | \

    95

				 (ID_LED_DEF1_ON2  <<  4) | \

    96

				 (ID_LED_DEF1_DEF2))

    97

    98

#define E1000_ICH_NVM_SIG_WORD		0x13

    99

#define E1000_ICH_NVM_SIG_MASK		0xC000

   100

#define E1000_ICH_NVM_VALID_SIG_MASK    0xC0

   101

#define E1000_ICH_NVM_SIG_VALUE         0x80

   102

   103

#define E1000_ICH8_LAN_INIT_TIMEOUT	1500

   104

   105

#define E1000_FEXTNVM_SW_CONFIG		1

   106

#define E1000_FEXTNVM_SW_CONFIG_ICH8M (1 << 27) /* Bit redefined for ICH8M :/ */

   107

   108

#define E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK    0x0C000000

   109

#define E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC  0x08000000

   110

   111

#define E1000_FEXTNVM4_BEACON_DURATION_MASK    0x7

   112

#define E1000_FEXTNVM4_BEACON_DURATION_8USEC   0x7

   113

#define E1000_FEXTNVM4_BEACON_DURATION_16USEC  0x3

   114

   115

#define PCIE_ICH8_SNOOP_ALL		PCIE_NO_SNOOP_ALL

   116

   117

#define E1000_ICH_RAR_ENTRIES		7

   118

#define E1000_PCH2_RAR_ENTRIES		5 /* RAR[0], SHRA[0-3] */

   119

#define E1000_PCH_LPT_RAR_ENTRIES	12 /* RAR[0], SHRA[0-10] */

   120

   121

#define PHY_PAGE_SHIFT 5

   122

#define PHY_REG(page, reg) (((page) << PHY_PAGE_SHIFT) | \

   123

			   ((reg) & MAX_PHY_REG_ADDRESS))

   124

#define IGP3_KMRN_DIAG  PHY_REG(770, 19) /* KMRN Diagnostic */

   125

#define IGP3_VR_CTRL    PHY_REG(776, 18) /* Voltage Regulator Control */

   126

   127

#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS	0x0002

   128

#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK 0x0300

   129

#define IGP3_VR_CTRL_MODE_SHUTDOWN	0x0200

   130

   131

#define HV_LED_CONFIG		PHY_REG(768, 30) /* LED Configuration */

   132

   133

#define SW_FLAG_TIMEOUT    1000 /* SW Semaphore flag timeout in milliseconds */

   134

   135

/* SMBus Control Phy Register */

   136

#define CV_SMB_CTRL		PHY_REG(769, 23)

   137

#define CV_SMB_CTRL_FORCE_SMBUS	0x0001

   138

   139

/* SMBus Address Phy Register */

   140

#define HV_SMB_ADDR            PHY_REG(768, 26)

   141

#define HV_SMB_ADDR_MASK       0x007F

   142

#define HV_SMB_ADDR_PEC_EN     0x0200

   143

#define HV_SMB_ADDR_VALID      0x0080

   144

#define HV_SMB_ADDR_FREQ_MASK           0x1100

   145

#define HV_SMB_ADDR_FREQ_LOW_SHIFT      8

   146

#define HV_SMB_ADDR_FREQ_HIGH_SHIFT     12

   147

   148

/* PHY Power Management Control */

   149

#define HV_PM_CTRL		PHY_REG(770, 17)

   150

#define HV_PM_CTRL_PLL_STOP_IN_K1_GIGA	0x100

   151

   152

/* PHY Low Power Idle Control */

   153

#define I82579_LPI_CTRL				PHY_REG(772, 20)

   154

#define I82579_LPI_CTRL_ENABLE_MASK		0x6000

   155

#define I82579_LPI_CTRL_FORCE_PLL_LOCK_COUNT	0x80

   156

   157

/* EMI Registers */

   158

#define I82579_EMI_ADDR         0x10

   159

#define I82579_EMI_DATA         0x11

   160

#define I82579_LPI_UPDATE_TIMER 0x4805	/* in 40ns units + 40 ns base value */

   161

#define I82579_MSE_THRESHOLD    0x084F	/* Mean Square Error Threshold */

   162

#define I82579_MSE_LINK_DOWN    0x2411	/* MSE count before dropping link */

   163

#define I217_EEE_ADVERTISEMENT  0x8001	/* IEEE MMD Register 7.60 */

   164

#define I217_EEE_LP_ABILITY     0x8002	/* IEEE MMD Register 7.61 */

   165

#define I217_EEE_100_SUPPORTED  (1 << 1)	/* 100BaseTx EEE supported */

   166

   167

/* Intel Rapid Start Technology Support */

   168

#define I217_PROXY_CTRL                 BM_PHY_REG(BM_WUC_PAGE, 70)

   169

#define I217_PROXY_CTRL_AUTO_DISABLE    0x0080

   170

#define I217_SxCTRL                     PHY_REG(BM_PORT_CTRL_PAGE, 28)

   171

#define I217_SxCTRL_ENABLE_LPI_RESET    0x1000

   172

#define I217_CGFREG                     PHY_REG(772, 29)

   173

#define I217_CGFREG_ENABLE_MTA_RESET    0x0002

   174

#define I217_MEMPWR                     PHY_REG(772, 26)

   175

#define I217_MEMPWR_DISABLE_SMB_RELEASE 0x0010

   176

   177

/* Strapping Option Register - RO */

   178

#define E1000_STRAP                     0x0000C

   179

#define E1000_STRAP_SMBUS_ADDRESS_MASK  0x00FE0000

   180

#define E1000_STRAP_SMBUS_ADDRESS_SHIFT 17

   181

#define E1000_STRAP_SMT_FREQ_MASK       0x00003000

   182

#define E1000_STRAP_SMT_FREQ_SHIFT      12

   183

   184

/* OEM Bits Phy Register */

   185

#define HV_OEM_BITS            PHY_REG(768, 25)

   186

#define HV_OEM_BITS_LPLU       0x0004 /* Low Power Link Up */

   187

#define HV_OEM_BITS_GBE_DIS    0x0040 /* Gigabit Disable */

   188

#define HV_OEM_BITS_RESTART_AN 0x0400 /* Restart Auto-negotiation */

   189

   190

#define E1000_NVM_K1_CONFIG 0x1B /* NVM K1 Config Word */

   191

#define E1000_NVM_K1_ENABLE 0x1  /* NVM Enable K1 bit */

   192

   193

/* KMRN Mode Control */

   194

#define HV_KMRN_MODE_CTRL      PHY_REG(769, 16)

   195

#define HV_KMRN_MDIO_SLOW      0x0400

   196

   197

/* KMRN FIFO Control and Status */

   198

#define HV_KMRN_FIFO_CTRLSTA                  PHY_REG(770, 16)

   199

#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK    0x7000

   200

#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT   12

   201

   202

/* ICH GbE Flash Hardware Sequencing Flash Status Register bit breakdown */

   203

/* Offset 04h HSFSTS */

   204

union ich8_hws_flash_status {

   205

	struct ich8_hsfsts {

   206

		u16 flcdone    :1; /* bit 0 Flash Cycle Done */

   207

		u16 flcerr     :1; /* bit 1 Flash Cycle Error */

   208

		u16 dael       :1; /* bit 2 Direct Access error Log */

   209

		u16 berasesz   :2; /* bit 4:3 Sector Erase Size */

   210

		u16 flcinprog  :1; /* bit 5 flash cycle in Progress */

   211

		u16 reserved1  :2; /* bit 13:6 Reserved */

   212

		u16 reserved2  :6; /* bit 13:6 Reserved */

   213

		u16 fldesvalid :1; /* bit 14 Flash Descriptor Valid */

   214

		u16 flockdn    :1; /* bit 15 Flash Config Lock-Down */

   215

	} hsf_status;

   216

	u16 regval;

   217

};

   218

   219

/* ICH GbE Flash Hardware Sequencing Flash control Register bit breakdown */

   220

/* Offset 06h FLCTL */

   221

union ich8_hws_flash_ctrl {

   222

	struct ich8_hsflctl {

   223

		u16 flcgo      :1;   /* 0 Flash Cycle Go */

   224

		u16 flcycle    :2;   /* 2:1 Flash Cycle */

   225

		u16 reserved   :5;   /* 7:3 Reserved  */

   226

		u16 fldbcount  :2;   /* 9:8 Flash Data Byte Count */

   227

		u16 flockdn    :6;   /* 15:10 Reserved */

   228

	} hsf_ctrl;

   229

	u16 regval;

   230

};

   231

   232

/* ICH Flash Region Access Permissions */

   233

union ich8_hws_flash_regacc {

   234

	struct ich8_flracc {

   235

		u32 grra      :8; /* 0:7 GbE region Read Access */

   236

		u32 grwa      :8; /* 8:15 GbE region Write Access */

   237

		u32 gmrag     :8; /* 23:16 GbE Master Read Access Grant */

   238

		u32 gmwag     :8; /* 31:24 GbE Master Write Access Grant */

   239

	} hsf_flregacc;

   240

	u16 regval;

   241

};

   242

   243

/* ICH Flash Protected Region */

   244

union ich8_flash_protected_range {

   245

	struct ich8_pr {

   246

		u32 base:13;     /* 0:12 Protected Range Base */

   247

		u32 reserved1:2; /* 13:14 Reserved */

   248

		u32 rpe:1;       /* 15 Read Protection Enable */

   249

		u32 limit:13;    /* 16:28 Protected Range Limit */

   250

		u32 reserved2:2; /* 29:30 Reserved */

   251

		u32 wpe:1;       /* 31 Write Protection Enable */

   252

	} range;

   253

	u32 regval;

   254

};

   255

   256

static s32 e1000_setup_link_ich8lan(struct e1000_hw *hw);

   257

static void e1000_clear_hw_cntrs_ich8lan(struct e1000_hw *hw);

   258

static void e1000_initialize_hw_bits_ich8lan(struct e1000_hw *hw);

   259

static s32 e1000_erase_flash_bank_ich8lan(struct e1000_hw *hw, u32 bank);

   260

static s32 e1000_retry_write_flash_byte_ich8lan(struct e1000_hw *hw,

   261

						u32 offset, u8 byte);

   262

static s32 e1000_read_flash_byte_ich8lan(struct e1000_hw *hw, u32 offset,

   263

					 u8 *data);

   264

static s32 e1000_read_flash_word_ich8lan(struct e1000_hw *hw, u32 offset,

   265

					 u16 *data);

   266

static s32 e1000_read_flash_data_ich8lan(struct e1000_hw *hw, u32 offset,

   267

					 u8 size, u16 *data);

   268

static s32 e1000_setup_copper_link_ich8lan(struct e1000_hw *hw);

   269

static s32 e1000_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw);

   270

static s32 e1000_get_cfg_done_ich8lan(struct e1000_hw *hw);

   271

static s32 e1000_cleanup_led_ich8lan(struct e1000_hw *hw);

   272

static s32 e1000_led_on_ich8lan(struct e1000_hw *hw);

   273

static s32 e1000_led_off_ich8lan(struct e1000_hw *hw);

   274

static s32 e1000_id_led_init_pchlan(struct e1000_hw *hw);

   275

static s32 e1000_setup_led_pchlan(struct e1000_hw *hw);

   276

static s32 e1000_cleanup_led_pchlan(struct e1000_hw *hw);

   277

static s32 e1000_led_on_pchlan(struct e1000_hw *hw);

   278

static s32 e1000_led_off_pchlan(struct e1000_hw *hw);

   279

static s32 e1000_set_lplu_state_pchlan(struct e1000_hw *hw, bool active);

   280

static void e1000_power_down_phy_copper_ich8lan(struct e1000_hw *hw);

   281

static void e1000_lan_init_done_ich8lan(struct e1000_hw *hw);

   282

static s32  e1000_k1_gig_workaround_hv(struct e1000_hw *hw, bool link);

   283

static s32 e1000_set_mdio_slow_mode_hv(struct e1000_hw *hw);

   284

static bool e1000_check_mng_mode_ich8lan(struct e1000_hw *hw);

   285

static bool e1000_check_mng_mode_pchlan(struct e1000_hw *hw);

   286

static void e1000_rar_set_pch2lan(struct e1000_hw *hw, u8 *addr, u32 index);

   287

static void e1000_rar_set_pch_lpt(struct e1000_hw *hw, u8 *addr, u32 index);

   288

static s32 e1000_k1_workaround_lv(struct e1000_hw *hw);

   289

static void e1000_gate_hw_phy_config_ich8lan(struct e1000_hw *hw, bool gate);

   290

   291

static inline u16 __er16flash(struct e1000_hw *hw, unsigned long reg)

   292

{

   293

	return readw(hw->flash_address + reg);

   294

}

   295

   296

static inline u32 __er32flash(struct e1000_hw *hw, unsigned long reg)

   297

{

   298

	return readl(hw->flash_address + reg);

   299

}

   300

   301

static inline void __ew16flash(struct e1000_hw *hw, unsigned long reg, u16 val)

   302

{

   303

	writew(val, hw->flash_address + reg);

   304

}

   305

   306

static inline void __ew32flash(struct e1000_hw *hw, unsigned long reg, u32 val)

   307

{

   308

	writel(val, hw->flash_address + reg);

   309

}

   310

   311

#define er16flash(reg)		__er16flash(hw, (reg))

   312

#define er32flash(reg)		__er32flash(hw, (reg))

   313

#define ew16flash(reg, val)	__ew16flash(hw, (reg), (val))

   314

#define ew32flash(reg, val)	__ew32flash(hw, (reg), (val))

   315

   316

/**

   317

 *  e1000_phy_is_accessible_pchlan - Check if able to access PHY registers

   318

 *  @hw: pointer to the HW structure

   319

 *

   320

 *  Test access to the PHY registers by reading the PHY ID registers.  If

   321

 *  the PHY ID is already known (e.g. resume path) compare it with known ID,

   322

 *  otherwise assume the read PHY ID is correct if it is valid.

   323

 *

   324

 *  Assumes the sw/fw/hw semaphore is already acquired.

   325

 **/

   326

static bool e1000_phy_is_accessible_pchlan(struct e1000_hw *hw)

   327

{

   328

	u16 phy_reg = 0;

   329

	u32 phy_id = 0;

   330

	s32 ret_val;

   331

	u16 retry_count;

   332

   333

	for (retry_count = 0; retry_count < 2; retry_count++) {

   334

		ret_val = e1e_rphy_locked(hw, PHY_ID1, &phy_reg);

   335

		if (ret_val || (phy_reg == 0xFFFF))

   336

			continue;

   337

		phy_id = (u32)(phy_reg << 16);

   338

   339

		ret_val = e1e_rphy_locked(hw, PHY_ID2, &phy_reg);

   340

		if (ret_val || (phy_reg == 0xFFFF)) {

   341

			phy_id = 0;

   342

			continue;

   343

		}

   344

		phy_id |= (u32)(phy_reg & PHY_REVISION_MASK);

   345

		break;

   346

	}

   347

   348

	if (hw->phy.id) {

   349

		if (hw->phy.id == phy_id)

   350

			return true;

   351

	} else if (phy_id) {

   352

		hw->phy.id = phy_id;

   353

		hw->phy.revision = (u32)(phy_reg & ~PHY_REVISION_MASK);

   354

		return true;

   355

	}

   356

   357

	/*

   358

	 * In case the PHY needs to be in mdio slow mode,

   359

	 * set slow mode and try to get the PHY id again.

   360

	 */

   361

	hw->phy.ops.release(hw);

   362

	ret_val = e1000_set_mdio_slow_mode_hv(hw);

   363

	if (!ret_val)

   364

		ret_val = e1000e_get_phy_id(hw);

   365

	hw->phy.ops.acquire(hw);

   366

   367

	return !ret_val;

   368

}

   369

   370

/**

   371

 *  e1000_init_phy_workarounds_pchlan - PHY initialization workarounds

   372

 *  @hw: pointer to the HW structure

   373

 *

   374

 *  Workarounds/flow necessary for PHY initialization during driver load

   375

 *  and resume paths.

   376

 **/

   377

static s32 e1000_init_phy_workarounds_pchlan(struct e1000_hw *hw)

   378

{

   379

	u32 mac_reg, fwsm = er32(FWSM);

   380

	s32 ret_val;

   381

	u16 phy_reg;

   382

   383

	ret_val = hw->phy.ops.acquire(hw);

   384

	if (ret_val) {

   385

		e_dbg("Failed to initialize PHY flow\n");

   386

		return ret_val;

   387

	}

   388

   389

	/*

   390

	 * The MAC-PHY interconnect may be in SMBus mode.  If the PHY is

   391

	 * inaccessible and resetting the PHY is not blocked, toggle the

   392

	 * LANPHYPC Value bit to force the interconnect to PCIe mode.

   393

	 */

   394

	switch (hw->mac.type) {

   395

	case e1000_pch_lpt:

   396

		if (e1000_phy_is_accessible_pchlan(hw))

   397

			break;

   398

   399

		/*

   400

		 * Before toggling LANPHYPC, see if PHY is accessible by

   401

		 * forcing MAC to SMBus mode first.

   402

		 */

   403

		mac_reg = er32(CTRL_EXT);

   404

		mac_reg |= E1000_CTRL_EXT_FORCE_SMBUS;

   405

		ew32(CTRL_EXT, mac_reg);

   406

   407

		/* fall-through */

   408

	case e1000_pch2lan:

   409

		/*

   410

		 * Gate automatic PHY configuration by hardware on

   411

		 * non-managed 82579

   412

		 */

   413

		if ((hw->mac.type == e1000_pch2lan) &&

   414

		    !(fwsm & E1000_ICH_FWSM_FW_VALID))

   415

			e1000_gate_hw_phy_config_ich8lan(hw, true);

   416

   417

		if (e1000_phy_is_accessible_pchlan(hw)) {

   418

			if (hw->mac.type == e1000_pch_lpt) {

   419

				/* Unforce SMBus mode in PHY */

   420

				e1e_rphy_locked(hw, CV_SMB_CTRL, &phy_reg);

   421

				phy_reg &= ~CV_SMB_CTRL_FORCE_SMBUS;

   422

				e1e_wphy_locked(hw, CV_SMB_CTRL, phy_reg);

   423

   424

				/* Unforce SMBus mode in MAC */

   425

				mac_reg = er32(CTRL_EXT);

   426

				mac_reg &= ~E1000_CTRL_EXT_FORCE_SMBUS;

   427

				ew32(CTRL_EXT, mac_reg);

   428

			}

   429

			break;

   430

		}

   431

   432

		/* fall-through */

   433

	case e1000_pchlan:

   434

		if ((hw->mac.type == e1000_pchlan) &&

   435

		    (fwsm & E1000_ICH_FWSM_FW_VALID))

   436

			break;

   437

   438

		if (hw->phy.ops.check_reset_block(hw)) {

   439

			e_dbg("Required LANPHYPC toggle blocked by ME\n");

   440

			break;

   441

		}

   442

   443

		e_dbg("Toggling LANPHYPC\n");

   444

   445

		/* Set Phy Config Counter to 50msec */

   446

		mac_reg = er32(FEXTNVM3);

   447

		mac_reg &= ~E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK;

   448

		mac_reg |= E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC;

   449

		ew32(FEXTNVM3, mac_reg);

   450

   451

		/* Toggle LANPHYPC Value bit */

   452

		mac_reg = er32(CTRL);

   453

		mac_reg |= E1000_CTRL_LANPHYPC_OVERRIDE;

   454

		mac_reg &= ~E1000_CTRL_LANPHYPC_VALUE;

   455

		ew32(CTRL, mac_reg);

   456

		e1e_flush();

   457

		udelay(10);

   458

		mac_reg &= ~E1000_CTRL_LANPHYPC_OVERRIDE;

   459

		ew32(CTRL, mac_reg);

   460

		e1e_flush();

   461

		if (hw->mac.type < e1000_pch_lpt) {

   462

			msleep(50);

   463

		} else {

   464

			u16 count = 20;

   465

			do {

   466

				usleep_range(5000, 10000);

   467

			} while (!(er32(CTRL_EXT) &

   468

				   E1000_CTRL_EXT_LPCD) && count--);

   469

		}

   470

		break;

   471

	default:

   472

		break;

   473

	}

   474

   475

	hw->phy.ops.release(hw);

   476

   477

	/*

   478

	 * Reset the PHY before any access to it.  Doing so, ensures

   479

	 * that the PHY is in a known good state before we read/write

   480

	 * PHY registers.  The generic reset is sufficient here,

   481

	 * because we haven't determined the PHY type yet.

   482

	 */

   483

	ret_val = e1000e_phy_hw_reset_generic(hw);

   484

   485

	/* Ungate automatic PHY configuration on non-managed 82579 */

   486

	if ((hw->mac.type == e1000_pch2lan) &&

   487

	    !(fwsm & E1000_ICH_FWSM_FW_VALID)) {

   488

		usleep_range(10000, 20000);

   489

		e1000_gate_hw_phy_config_ich8lan(hw, false);

   490

	}

   491

   492

	return ret_val;

   493

}

   494

   495

/**

   496

 *  e1000_init_phy_params_pchlan - Initialize PHY function pointers

   497

 *  @hw: pointer to the HW structure

   498

 *

   499

 *  Initialize family-specific PHY parameters and function pointers.

   500

 **/

   501

static s32 e1000_init_phy_params_pchlan(struct e1000_hw *hw)

   502

{

   503

	struct e1000_phy_info *phy = &hw->phy;

   504

	s32 ret_val = 0;

   505

   506

	phy->addr                     = 1;

   507

	phy->reset_delay_us           = 100;

   508

   509

	phy->ops.set_page             = e1000_set_page_igp;

   510

	phy->ops.read_reg             = e1000_read_phy_reg_hv;

   511

	phy->ops.read_reg_locked      = e1000_read_phy_reg_hv_locked;

   512

	phy->ops.read_reg_page        = e1000_read_phy_reg_page_hv;

   513

	phy->ops.set_d0_lplu_state    = e1000_set_lplu_state_pchlan;

   514

	phy->ops.set_d3_lplu_state    = e1000_set_lplu_state_pchlan;

   515

	phy->ops.write_reg            = e1000_write_phy_reg_hv;

   516

	phy->ops.write_reg_locked     = e1000_write_phy_reg_hv_locked;

   517

	phy->ops.write_reg_page       = e1000_write_phy_reg_page_hv;

   518

	phy->ops.power_up             = e1000_power_up_phy_copper;

   519

	phy->ops.power_down           = e1000_power_down_phy_copper_ich8lan;

   520

	phy->autoneg_mask             = AUTONEG_ADVERTISE_SPEED_DEFAULT;

   521

   522

	phy->id = e1000_phy_unknown;

   523

   524

	ret_val = e1000_init_phy_workarounds_pchlan(hw);

   525

	if (ret_val)

   526

		return ret_val;

   527

   528

	if (phy->id == e1000_phy_unknown)

   529

		switch (hw->mac.type) {

   530

		default: