1

/*******************************************************************************

     2

     3

  Intel PRO/1000 Linux driver

     4

  Copyright(c) 1999 - 2012 Intel Corporation.

     5

     6

  This program is free software; you can redistribute it and/or modify it

     7

  under the terms and conditions of the GNU General Public License,

     8

  version 2, as published by the Free Software Foundation.

     9

    10

  This program is distributed in the hope it will be useful, but WITHOUT

    11

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    12

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    13

  more details.

    14

    15

  You should have received a copy of the GNU General Public License along with

    16

  this program; if not, write to the Free Software Foundation, Inc.,

    17

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    18

    19

  The full GNU General Public License is included in this distribution in

    20

  the file called "COPYING".

    21

    22

  Contact Information:

    23

  Linux NICS <linux.nics@intel.com>

    24

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/* 82562G 10/100 Network Connection

    30

 * 82562G-2 10/100 Network Connection

    31

 * 82562GT 10/100 Network Connection

    32

 * 82562GT-2 10/100 Network Connection

    33

 * 82562V 10/100 Network Connection

    34

 * 82562V-2 10/100 Network Connection

    35

 * 82566DC-2 Gigabit Network Connection

    36

 * 82566DC Gigabit Network Connection

    37

 * 82566DM-2 Gigabit Network Connection

    38

 * 82566DM Gigabit Network Connection

    39

 * 82566MC Gigabit Network Connection

    40

 * 82566MM Gigabit Network Connection

    41

 * 82567LM Gigabit Network Connection

    42

 * 82567LF Gigabit Network Connection

    43

 * 82567V Gigabit Network Connection

    44

 * 82567LM-2 Gigabit Network Connection

    45

 * 82567LF-2 Gigabit Network Connection

    46

 * 82567V-2 Gigabit Network Connection

    47

 * 82567LF-3 Gigabit Network Connection

    48

 * 82567LM-3 Gigabit Network Connection

    49

 * 82567LM-4 Gigabit Network Connection

    50

 * 82577LM Gigabit Network Connection

    51

 * 82577LC Gigabit Network Connection

    52

 * 82578DM Gigabit Network Connection

    53

 * 82578DC Gigabit Network Connection

    54

 * 82579LM Gigabit Network Connection

    55

 * 82579V Gigabit Network Connection

    56

 */

    57

    58

#include "e1000.h"

    59

    60

#define ICH_FLASH_GFPREG		0x0000

    61

#define ICH_FLASH_HSFSTS		0x0004

    62

#define ICH_FLASH_HSFCTL		0x0006

    63

#define ICH_FLASH_FADDR			0x0008

    64

#define ICH_FLASH_FDATA0		0x0010

    65

#define ICH_FLASH_PR0			0x0074

    66

    67

#define ICH_FLASH_READ_COMMAND_TIMEOUT	500

    68

#define ICH_FLASH_WRITE_COMMAND_TIMEOUT	500

    69

#define ICH_FLASH_ERASE_COMMAND_TIMEOUT	3000000

    70

#define ICH_FLASH_LINEAR_ADDR_MASK	0x00FFFFFF

    71

#define ICH_FLASH_CYCLE_REPEAT_COUNT	10

    72

    73

#define ICH_CYCLE_READ			0

    74

#define ICH_CYCLE_WRITE			2

    75

#define ICH_CYCLE_ERASE			3

    76

    77

#define FLASH_GFPREG_BASE_MASK		0x1FFF

    78

#define FLASH_SECTOR_ADDR_SHIFT		12

    79

    80

#define ICH_FLASH_SEG_SIZE_256		256

    81

#define ICH_FLASH_SEG_SIZE_4K		4096

    82

#define ICH_FLASH_SEG_SIZE_8K		8192

    83

#define ICH_FLASH_SEG_SIZE_64K		65536

    84

    85

    86

#define E1000_ICH_FWSM_RSPCIPHY	0x00000040 /* Reset PHY on PCI Reset */

    87

/* FW established a valid mode */

    88

#define E1000_ICH_FWSM_FW_VALID		0x00008000

    89

    90

#define E1000_ICH_MNG_IAMT_MODE		0x2

    91

    92

#define ID_LED_DEFAULT_ICH8LAN  ((ID_LED_DEF1_DEF2 << 12) | \

    93

				 (ID_LED_DEF1_OFF2 <<  8) | \

    94

				 (ID_LED_DEF1_ON2  <<  4) | \

    95

				 (ID_LED_DEF1_DEF2))

    96

    97

#define E1000_ICH_NVM_SIG_WORD		0x13

    98

#define E1000_ICH_NVM_SIG_MASK		0xC000

    99

#define E1000_ICH_NVM_VALID_SIG_MASK    0xC0

   100

#define E1000_ICH_NVM_SIG_VALUE         0x80

   101

   102

#define E1000_ICH8_LAN_INIT_TIMEOUT	1500

   103

   104

#define E1000_FEXTNVM_SW_CONFIG		1

   105

#define E1000_FEXTNVM_SW_CONFIG_ICH8M (1 << 27) /* Bit redefined for ICH8M :/ */

   106

   107

#define E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK    0x0C000000

   108

#define E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC  0x08000000

   109

   110

#define E1000_FEXTNVM4_BEACON_DURATION_MASK    0x7

   111

#define E1000_FEXTNVM4_BEACON_DURATION_8USEC   0x7

   112

#define E1000_FEXTNVM4_BEACON_DURATION_16USEC  0x3

   113

   114

#define PCIE_ICH8_SNOOP_ALL		PCIE_NO_SNOOP_ALL

   115

   116

#define E1000_ICH_RAR_ENTRIES		7

   117

#define E1000_PCH2_RAR_ENTRIES		5 /* RAR[0], SHRA[0-3] */

   118

#define E1000_PCH_LPT_RAR_ENTRIES	12 /* RAR[0], SHRA[0-10] */

   119

   120

#define PHY_PAGE_SHIFT 5

   121

#define PHY_REG(page, reg) (((page) << PHY_PAGE_SHIFT) | \

   122

			   ((reg) & MAX_PHY_REG_ADDRESS))

   123

#define IGP3_KMRN_DIAG  PHY_REG(770, 19) /* KMRN Diagnostic */

   124

#define IGP3_VR_CTRL    PHY_REG(776, 18) /* Voltage Regulator Control */

   125

   126

#define IGP3_KMRN_DIAG_PCS_LOCK_LOSS	0x0002

   127

#define IGP3_VR_CTRL_DEV_POWERDOWN_MODE_MASK 0x0300

   128

#define IGP3_VR_CTRL_MODE_SHUTDOWN	0x0200

   129

   130

#define HV_LED_CONFIG		PHY_REG(768, 30) /* LED Configuration */

   131

   132

#define SW_FLAG_TIMEOUT    1000 /* SW Semaphore flag timeout in milliseconds */

   133

   134

/* SMBus Control Phy Register */

   135

#define CV_SMB_CTRL		PHY_REG(769, 23)

   136

#define CV_SMB_CTRL_FORCE_SMBUS	0x0001

   137

   138

/* SMBus Address Phy Register */

   139

#define HV_SMB_ADDR            PHY_REG(768, 26)

   140

#define HV_SMB_ADDR_MASK       0x007F

   141

#define HV_SMB_ADDR_PEC_EN     0x0200

   142

#define HV_SMB_ADDR_VALID      0x0080

   143

#define HV_SMB_ADDR_FREQ_MASK           0x1100

   144

#define HV_SMB_ADDR_FREQ_LOW_SHIFT      8

   145

#define HV_SMB_ADDR_FREQ_HIGH_SHIFT     12

   146

   147

/* PHY Power Management Control */

   148

#define HV_PM_CTRL		PHY_REG(770, 17)

   149

#define HV_PM_CTRL_PLL_STOP_IN_K1_GIGA	0x100

   150

   151

/* PHY Low Power Idle Control */

   152

#define I82579_LPI_CTRL				PHY_REG(772, 20)

   153

#define I82579_LPI_CTRL_ENABLE_MASK		0x6000

   154

#define I82579_LPI_CTRL_FORCE_PLL_LOCK_COUNT	0x80

   155

   156

/* EMI Registers */

   157

#define I82579_EMI_ADDR         0x10

   158

#define I82579_EMI_DATA         0x11

   159

#define I82579_LPI_UPDATE_TIMER 0x4805	/* in 40ns units + 40 ns base value */

   160

#define I82579_MSE_THRESHOLD    0x084F	/* Mean Square Error Threshold */

   161

#define I82579_MSE_LINK_DOWN    0x2411	/* MSE count before dropping link */

   162

#define I217_EEE_ADVERTISEMENT  0x8001	/* IEEE MMD Register 7.60 */

   163

#define I217_EEE_LP_ABILITY     0x8002	/* IEEE MMD Register 7.61 */

   164

#define I217_EEE_100_SUPPORTED  (1 << 1)	/* 100BaseTx EEE supported */

   165

   166

/* Intel Rapid Start Technology Support */

   167

#define I217_PROXY_CTRL                 BM_PHY_REG(BM_WUC_PAGE, 70)

   168

#define I217_PROXY_CTRL_AUTO_DISABLE    0x0080

   169

#define I217_SxCTRL                     PHY_REG(BM_PORT_CTRL_PAGE, 28)

   170

#define I217_SxCTRL_ENABLE_LPI_RESET    0x1000

   171

#define I217_CGFREG                     PHY_REG(772, 29)

   172

#define I217_CGFREG_ENABLE_MTA_RESET    0x0002

   173

#define I217_MEMPWR                     PHY_REG(772, 26)

   174

#define I217_MEMPWR_DISABLE_SMB_RELEASE 0x0010

   175

   176

/* Strapping Option Register - RO */

   177

#define E1000_STRAP                     0x0000C

   178

#define E1000_STRAP_SMBUS_ADDRESS_MASK  0x00FE0000

   179

#define E1000_STRAP_SMBUS_ADDRESS_SHIFT 17

   180

#define E1000_STRAP_SMT_FREQ_MASK       0x00003000

   181

#define E1000_STRAP_SMT_FREQ_SHIFT      12

   182

   183

/* OEM Bits Phy Register */

   184

#define HV_OEM_BITS            PHY_REG(768, 25)

   185

#define HV_OEM_BITS_LPLU       0x0004 /* Low Power Link Up */

   186

#define HV_OEM_BITS_GBE_DIS    0x0040 /* Gigabit Disable */

   187

#define HV_OEM_BITS_RESTART_AN 0x0400 /* Restart Auto-negotiation */

   188

   189

#define E1000_NVM_K1_CONFIG 0x1B /* NVM K1 Config Word */

   190

#define E1000_NVM_K1_ENABLE 0x1  /* NVM Enable K1 bit */

   191

   192

/* KMRN Mode Control */

   193

#define HV_KMRN_MODE_CTRL      PHY_REG(769, 16)

   194

#define HV_KMRN_MDIO_SLOW      0x0400

   195

   196

/* KMRN FIFO Control and Status */

   197

#define HV_KMRN_FIFO_CTRLSTA                  PHY_REG(770, 16)

   198

#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK    0x7000

   199

#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT   12

   200

   201

/* ICH GbE Flash Hardware Sequencing Flash Status Register bit breakdown */

   202

/* Offset 04h HSFSTS */

   203

union ich8_hws_flash_status {

   204

	struct ich8_hsfsts {

   205

		u16 flcdone    :1; /* bit 0 Flash Cycle Done */

   206

		u16 flcerr     :1; /* bit 1 Flash Cycle Error */

   207

		u16 dael       :1; /* bit 2 Direct Access error Log */

   208

		u16 berasesz   :2; /* bit 4:3 Sector Erase Size */

   209

		u16 flcinprog  :1; /* bit 5 flash cycle in Progress */

   210

		u16 reserved1  :2; /* bit 13:6 Reserved */

   211

		u16 reserved2  :6; /* bit 13:6 Reserved */

   212

		u16 fldesvalid :1; /* bit 14 Flash Descriptor Valid */

   213

		u16 flockdn    :1; /* bit 15 Flash Config Lock-Down */

   214

	} hsf_status;

   215

	u16 regval;

   216

};

   217

   218

/* ICH GbE Flash Hardware Sequencing Flash control Register bit breakdown */

   219

/* Offset 06h FLCTL */

   220

union ich8_hws_flash_ctrl {

   221

	struct ich8_hsflctl {

   222

		u16 flcgo      :1;   /* 0 Flash Cycle Go */

   223

		u16 flcycle    :2;   /* 2:1 Flash Cycle */

   224

		u16 reserved   :5;   /* 7:3 Reserved  */

   225

		u16 fldbcount  :2;   /* 9:8 Flash Data Byte Count */

   226

		u16 flockdn    :6;   /* 15:10 Reserved */

   227

	} hsf_ctrl;

   228

	u16 regval;

   229

};

   230

   231

/* ICH Flash Region Access Permissions */

   232

union ich8_hws_flash_regacc {

   233

	struct ich8_flracc {

   234

		u32 grra      :8; /* 0:7 GbE region Read Access */

   235

		u32 grwa      :8; /* 8:15 GbE region Write Access */

   236

		u32 gmrag     :8; /* 23:16 GbE Master Read Access Grant */

   237

		u32 gmwag     :8; /* 31:24 GbE Master Write Access Grant */

   238

	} hsf_flregacc;

   239

	u16 regval;

   240

};

   241

   242

/* ICH Flash Protected Region */

   243

union ich8_flash_protected_range {

   244

	struct ich8_pr {

   245

		u32 base:13;     /* 0:12 Protected Range Base */

   246

		u32 reserved1:2; /* 13:14 Reserved */

   247

		u32 rpe:1;       /* 15 Read Protection Enable */

   248

		u32 limit:13;    /* 16:28 Protected Range Limit */

   249

		u32 reserved2:2; /* 29:30 Reserved */

   250

		u32 wpe:1;       /* 31 Write Protection Enable */

   251

	} range;

   252

	u32 regval;

   253

};

   254

   255

static s32 e1000_setup_link_ich8lan(struct e1000_hw *hw);

   256

static void e1000_clear_hw_cntrs_ich8lan(struct e1000_hw *hw);

   257

static void e1000_initialize_hw_bits_ich8lan(struct e1000_hw *hw);

   258

static s32 e1000_erase_flash_bank_ich8lan(struct e1000_hw *hw, u32 bank);

   259

static s32 e1000_retry_write_flash_byte_ich8lan(struct e1000_hw *hw,

   260

						u32 offset, u8 byte);

   261

static s32 e1000_read_flash_byte_ich8lan(struct e1000_hw *hw, u32 offset,

   262

					 u8 *data);

   263

static s32 e1000_read_flash_word_ich8lan(struct e1000_hw *hw, u32 offset,

   264

					 u16 *data);

   265

static s32 e1000_read_flash_data_ich8lan(struct e1000_hw *hw, u32 offset,

   266

					 u8 size, u16 *data);

   267

static s32 e1000_setup_copper_link_ich8lan(struct e1000_hw *hw);

   268

static s32 e1000_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw);

   269

static s32 e1000_get_cfg_done_ich8lan(struct e1000_hw *hw);

   270

static s32 e1000_cleanup_led_ich8lan(struct e1000_hw *hw);

   271

static s32 e1000_led_on_ich8lan(struct e1000_hw *hw);

   272

static s32 e1000_led_off_ich8lan(struct e1000_hw *hw);

   273

static s32 e1000_id_led_init_pchlan(struct e1000_hw *hw);

   274

static s32 e1000_setup_led_pchlan(struct e1000_hw *hw);

   275

static s32 e1000_cleanup_led_pchlan(struct e1000_hw *hw);

   276

static s32 e1000_led_on_pchlan(struct e1000_hw *hw);

   277

static s32 e1000_led_off_pchlan(struct e1000_hw *hw);

   278

static s32 e1000_set_lplu_state_pchlan(struct e1000_hw *hw, bool active);

   279

static void e1000_power_down_phy_copper_ich8lan(struct e1000_hw *hw);

   280

static void e1000_lan_init_done_ich8lan(struct e1000_hw *hw);

   281

static s32  e1000_k1_gig_workaround_hv(struct e1000_hw *hw, bool link);

   282

static s32 e1000_set_mdio_slow_mode_hv(struct e1000_hw *hw);

   283

static bool e1000_check_mng_mode_ich8lan(struct e1000_hw *hw);

   284

static bool e1000_check_mng_mode_pchlan(struct e1000_hw *hw);

   285

static void e1000_rar_set_pch2lan(struct e1000_hw *hw, u8 *addr, u32 index);

   286

static void e1000_rar_set_pch_lpt(struct e1000_hw *hw, u8 *addr, u32 index);

   287

static s32 e1000_k1_workaround_lv(struct e1000_hw *hw);

   288

static void e1000_gate_hw_phy_config_ich8lan(struct e1000_hw *hw, bool gate);

   289

   290

static inline u16 __er16flash(struct e1000_hw *hw, unsigned long reg)

   291

{

   292

	return readw(hw->flash_address + reg);

   293

}

   294

   295

static inline u32 __er32flash(struct e1000_hw *hw, unsigned long reg)

   296

{

   297

	return readl(hw->flash_address + reg);

   298

}

   299

   300

static inline void __ew16flash(struct e1000_hw *hw, unsigned long reg, u16 val)

   301

{

   302

	writew(val, hw->flash_address + reg);

   303

}

   304

   305

static inline void __ew32flash(struct e1000_hw *hw, unsigned long reg, u32 val)

   306

{

   307

	writel(val, hw->flash_address + reg);

   308

}

   309

   310

#define er16flash(reg)		__er16flash(hw, (reg))

   311

#define er32flash(reg)		__er32flash(hw, (reg))

   312

#define ew16flash(reg, val)	__ew16flash(hw, (reg), (val))

   313

#define ew32flash(reg, val)	__ew32flash(hw, (reg), (val))

   314

   315

/**

   316

 *  e1000_phy_is_accessible_pchlan - Check if able to access PHY registers

   317

 *  @hw: pointer to the HW structure

   318

 *

   319

 *  Test access to the PHY registers by reading the PHY ID registers.  If

   320

 *  the PHY ID is already known (e.g. resume path) compare it with known ID,

   321

 *  otherwise assume the read PHY ID is correct if it is valid.

   322

 *

   323

 *  Assumes the sw/fw/hw semaphore is already acquired.

   324

 **/

   325

static bool e1000_phy_is_accessible_pchlan(struct e1000_hw *hw)

   326

{

   327

	u16 phy_reg = 0;

   328

	u32 phy_id = 0;

   329

	s32 ret_val;

   330

	u16 retry_count;

   331

   332

	for (retry_count = 0; retry_count < 2; retry_count++) {

   333

		ret_val = e1e_rphy_locked(hw, PHY_ID1, &phy_reg);

   334

		if (ret_val || (phy_reg == 0xFFFF))

   335

			continue;

   336

		phy_id = (u32)(phy_reg << 16);

   337

   338

		ret_val = e1e_rphy_locked(hw, PHY_ID2, &phy_reg);

   339

		if (ret_val || (phy_reg == 0xFFFF)) {

   340

			phy_id = 0;

   341

			continue;

   342

		}

   343

		phy_id |= (u32)(phy_reg & PHY_REVISION_MASK);

   344

		break;

   345

	}

   346

   347

	if (hw->phy.id) {

   348

		if (hw->phy.id == phy_id)

   349

			return true;

   350

	} else if (phy_id) {

   351

		hw->phy.id = phy_id;

   352

		hw->phy.revision = (u32)(phy_reg & ~PHY_REVISION_MASK);

   353

		return true;

   354

	}

   355

   356

	/* In case the PHY needs to be in mdio slow mode,

   357

	 * set slow mode and try to get the PHY id again.

   358

	 */

   359

	hw->phy.ops.release(hw);

   360

	ret_val = e1000_set_mdio_slow_mode_hv(hw);

   361

	if (!ret_val)

   362

		ret_val = e1000e_get_phy_id(hw);

   363

	hw->phy.ops.acquire(hw);

   364

   365

	return !ret_val;

   366

}

   367

   368

/**

   369

 *  e1000_init_phy_workarounds_pchlan - PHY initialization workarounds

   370

 *  @hw: pointer to the HW structure

   371

 *

   372

 *  Workarounds/flow necessary for PHY initialization during driver load

   373

 *  and resume paths.

   374

 **/

   375

static s32 e1000_init_phy_workarounds_pchlan(struct e1000_hw *hw)

   376

{

   377

	u32 mac_reg, fwsm = er32(FWSM);

   378

	s32 ret_val;

   379

	u16 phy_reg;

   380

   381

	ret_val = hw->phy.ops.acquire(hw);

   382

	if (ret_val) {

   383

		e_dbg("Failed to initialize PHY flow\n");

   384

		return ret_val;

   385

	}

   386

   387

	/* The MAC-PHY interconnect may be in SMBus mode.  If the PHY is

   388

	 * inaccessible and resetting the PHY is not blocked, toggle the

   389

	 * LANPHYPC Value bit to force the interconnect to PCIe mode.

   390

	 */

   391

	switch (hw->mac.type) {

   392

	case e1000_pch_lpt:

   393

		if (e1000_phy_is_accessible_pchlan(hw))

   394

			break;

   395

   396

		/* Before toggling LANPHYPC, see if PHY is accessible by

   397

		 * forcing MAC to SMBus mode first.

   398

		 */

   399

		mac_reg = er32(CTRL_EXT);

   400

		mac_reg |= E1000_CTRL_EXT_FORCE_SMBUS;

   401

		ew32(CTRL_EXT, mac_reg);

   402

   403

		/* fall-through */

   404

	case e1000_pch2lan:

   405

		/* Gate automatic PHY configuration by hardware on

   406

		 * non-managed 82579

   407

		 */

   408

		if ((hw->mac.type == e1000_pch2lan) &&

   409

		    !(fwsm & E1000_ICH_FWSM_FW_VALID))

   410

			e1000_gate_hw_phy_config_ich8lan(hw, true);

   411

   412

		if (e1000_phy_is_accessible_pchlan(hw)) {

   413

			if (hw->mac.type == e1000_pch_lpt) {

   414

				/* Unforce SMBus mode in PHY */

   415

				e1e_rphy_locked(hw, CV_SMB_CTRL, &phy_reg);

   416

				phy_reg &= ~CV_SMB_CTRL_FORCE_SMBUS;

   417

				e1e_wphy_locked(hw, CV_SMB_CTRL, phy_reg);

   418

   419

				/* Unforce SMBus mode in MAC */

   420

				mac_reg = er32(CTRL_EXT);

   421

				mac_reg &= ~E1000_CTRL_EXT_FORCE_SMBUS;

   422

				ew32(CTRL_EXT, mac_reg);

   423

			}

   424

			break;

   425

		}

   426

   427

		/* fall-through */

   428

	case e1000_pchlan:

   429

		if ((hw->mac.type == e1000_pchlan) &&

   430

		    (fwsm & E1000_ICH_FWSM_FW_VALID))

   431

			break;

   432

   433

		if (hw->phy.ops.check_reset_block(hw)) {

   434

			e_dbg("Required LANPHYPC toggle blocked by ME\n");

   435

			break;

   436

		}

   437

   438

		e_dbg("Toggling LANPHYPC\n");

   439

   440

		/* Set Phy Config Counter to 50msec */

   441

		mac_reg = er32(FEXTNVM3);

   442

		mac_reg &= ~E1000_FEXTNVM3_PHY_CFG_COUNTER_MASK;

   443

		mac_reg |= E1000_FEXTNVM3_PHY_CFG_COUNTER_50MSEC;

   444

		ew32(FEXTNVM3, mac_reg);

   445

   446

		/* Toggle LANPHYPC Value bit */

   447

		mac_reg = er32(CTRL);

   448

		mac_reg |= E1000_CTRL_LANPHYPC_OVERRIDE;

   449

		mac_reg &= ~E1000_CTRL_LANPHYPC_VALUE;

   450

		ew32(CTRL, mac_reg);

   451

		e1e_flush();

   452

		udelay(10);

   453

		mac_reg &= ~E1000_CTRL_LANPHYPC_OVERRIDE;

   454

		ew32(CTRL, mac_reg);

   455

		e1e_flush();

   456

		if (hw->mac.type < e1000_pch_lpt) {

   457

			msleep(50);

   458

		} else {

   459

			u16 count = 20;

   460

			do {

   461

				usleep_range(5000, 10000);

   462

			} while (!(er32(CTRL_EXT) &

   463

				   E1000_CTRL_EXT_LPCD) && count--);

   464

		}

   465

		break;

   466

	default:

   467

		break;

   468

	}

   469

   470

	hw->phy.ops.release(hw);

   471

   472

	/* Reset the PHY before any access to it.  Doing so, ensures

   473

	 * that the PHY is in a known good state before we read/write

   474

	 * PHY registers.  The generic reset is sufficient here,

   475

	 * because we haven't determined the PHY type yet.

   476

	 */

   477

	ret_val = e1000e_phy_hw_reset_generic(hw);

   478

   479

	/* Ungate automatic PHY configuration on non-managed 82579 */

   480

	if ((hw->mac.type == e1000_pch2lan) &&

   481

	    !(fwsm & E1000_ICH_FWSM_FW_VALID)) {

   482

		usleep_range(10000, 20000);

   483

		e1000_gate_hw_phy_config_ich8lan(hw, false);

   484

	}

   485

   486

	return ret_val;

   487

}

   488

   489

/**

   490

 *  e1000_init_phy_params_pchlan - Initialize PHY function pointers

   491

 *  @hw: pointer to the HW structure

   492

 *

   493

 *  Initialize family-specific PHY parameters and function pointers.

   494

 **/

   495

static s32 e1000_init_phy_params_pchlan(struct e1000_hw *hw)

   496

{

   497

	struct e1000_phy_info *phy = &hw->phy;

   498

	s32 ret_val = 0;

   499

   500

	phy->addr                     = 1;

   501

	phy->reset_delay_us           = 100;

   502

   503

	phy->ops.set_page             = e1000_set_page_igp;

   504

	phy->ops.read_reg             = e1000_read_phy_reg_hv;

   505

	phy->ops.read_reg_locked      = e1000_read_phy_reg_hv_locked;

   506

	phy->ops.read_reg_page        = e1000_read_phy_reg_page_hv;

   507

	phy->ops.set_d0_lplu_state    = e1000_set_lplu_state_pchlan;

   508

	phy->ops.set_d3_lplu_state    = e1000_set_lplu_state_pchlan;

   509

	phy->ops.write_reg            = e1000_write_phy_reg_hv;

   510

	phy->ops.write_reg_locked     = e1000_write_phy_reg_hv_locked;

   511

	phy->ops.write_reg_page       = e1000_write_phy_reg_page_hv;

   512

	phy->ops.power_up             = e1000_power_up_phy_copper;

   513

	phy->ops.power_down           = e1000_power_down_phy_copper_ich8lan;

   514

	phy->autoneg_mask             = AUTONEG_ADVERTISE_SPEED_DEFAULT;

   515

   516

	phy->id = e1000_phy_unknown;

   517

   518

	ret_val = e1000_init_phy_workarounds_pchlan(hw);

   519

	if (ret_val)

   520

		return ret_val;

   521

   522

	if (phy->id == e1000_phy_unknown)

   523

		switch (hw->mac.type) {

   524

		default:

   525

			ret_val = e1000e_get_phy_id(hw);

   526

			if (ret_val)

   527

				return ret_val;

   528

			if ((phy->id != 0) && (phy->id != PHY_REVISION_MASK))

   529

				break;

   530