1

/******************************************************************************

     2

 *

     3

 *  $Id$

     4

 *

     5

 *  Copyright (C) 2007  Florian Pose, Ingenieurgemeinschaft IgH

     6

 *

     7

 *  This file is part of the IgH EtherCAT Master.

     8

 *

     9

 *  The IgH EtherCAT Master is free software; you can redistribute it

    10

 *  and/or modify it under the terms of the GNU General Public License

    11

 *  as published by the Free Software Foundation; either version 2 of the

    12

 *  License, or (at your option) any later version.

    13

 *

    14

 *  The IgH EtherCAT Master is distributed in the hope that it will be

    15

 *  useful, but WITHOUT ANY WARRANTY; without even the implied warranty of

    16

 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

    17

 *  GNU General Public License for more details.

    18

 *

    19

 *  You should have received a copy of the GNU General Public License

    20

 *  along with the IgH EtherCAT Master; if not, write to the Free Software

    21

 *  Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA

    22

 *

    23

 *  The right to use EtherCAT Technology is granted and comes free of

    24

 *  charge under condition of compatibility of product made by

    25

 *  Licensee. People intending to distribute/sell products based on the

    26

 *  code, have to sign an agreement to guarantee that products using

    27

 *  software based on IgH EtherCAT master stay compatible with the actual

    28

 *  EtherCAT specification (which are released themselves as an open

    29

 *  standard) as the (only) precondition to have the right to use EtherCAT

    30

 *  Technology, IP and trade marks.

    31

 *

    32

 *  vim: noexpandtab

    33

 *

    34

 *****************************************************************************/

    35

    36

/**

    37

   \file

    38

   EtherCAT driver for e100-compatible NICs.

    39

*/

    40

    41

/* Former documentation: */

    42

    43

/*******************************************************************************

    44

  Intel PRO/100 Linux driver

    45

  Copyright(c) 1999 - 2006 Intel Corporation.

    46

    47

  This program is free software; you can redistribute it and/or modify it

    48

  under the terms and conditions of the GNU General Public License,

    49

  version 2, as published by the Free Software Foundation.

    50

    51

  This program is distributed in the hope it will be useful, but WITHOUT

    52

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    53

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    54

  more details.

    55

    56

  You should have received a copy of the GNU General Public License along with

    57

  this program; if not, write to the Free Software Foundation, Inc.,

    58

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    59

    60

  The full GNU General Public License is included in this distribution in

    61

  the file called "COPYING".

    62

    63

  Contact Information:

    64

  Linux NICS <linux.nics@intel.com>

    65

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    66

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    67

    68

*******************************************************************************/

    69

    70

/*

    71

 *	e100.c: Intel(R) PRO/100 ethernet driver

    72

 *

    73

 *	(Re)written 2003 by scott.feldman@intel.com.  Based loosely on

    74

 *	original e100 driver, but better described as a munging of

    75

 *	e100, e1000, eepro100, tg3, 8139cp, and other drivers.

    76

 *

    77

 *	References:

    78

 *		Intel 8255x 10/100 Mbps Ethernet Controller Family,

    79

 *		Open Source Software Developers Manual,

    80

 *		http://sourceforge.net/projects/e1000

    81

 *

    82

 *

    83

 *	                      Theory of Operation

    84

 *

    85

 *	I.   General

    86

 *

    87

 *	The driver supports Intel(R) 10/100 Mbps PCI Fast Ethernet

    88

 *	controller family, which includes the 82557, 82558, 82559, 82550,

    89

 *	82551, and 82562 devices.  82558 and greater controllers

    90

 *	integrate the Intel 82555 PHY.  The controllers are used in

    91

 *	server and client network interface cards, as well as in

    92

 *	LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx

    93

 *	configurations.  8255x supports a 32-bit linear addressing

    94

 *	mode and operates at 33Mhz PCI clock rate.

    95

 *

    96

 *	II.  Driver Operation

    97

 *

    98

 *	Memory-mapped mode is used exclusively to access the device's

    99

 *	shared-memory structure, the Control/Status Registers (CSR). All

   100

 *	setup, configuration, and control of the device, including queuing

   101

 *	of Tx, Rx, and configuration commands is through the CSR.

   102

 *	cmd_lock serializes accesses to the CSR command register.  cb_lock

   103

 *	protects the shared Command Block List (CBL).

   104

 *

   105

 *	8255x is highly MII-compliant and all access to the PHY go

   106

 *	through the Management Data Interface (MDI).  Consequently, the

   107

 *	driver leverages the mii.c library shared with other MII-compliant

   108

 *	devices.

   109

 *

   110

 *	Big- and Little-Endian byte order as well as 32- and 64-bit

   111

 *	archs are supported.  Weak-ordered memory and non-cache-coherent

   112

 *	archs are supported.

   113

 *

   114

 *	III. Transmit

   115

 *

   116

 *	A Tx skb is mapped and hangs off of a TCB.  TCBs are linked

   117

 *	together in a fixed-size ring (CBL) thus forming the flexible mode

   118

 *	memory structure.  A TCB marked with the suspend-bit indicates

   119

 *	the end of the ring.  The last TCB processed suspends the

   120

 *	controller, and the controller can be restarted by issue a CU

   121

 *	resume command to continue from the suspend point, or a CU start

   122

 *	command to start at a given position in the ring.

   123

 *

   124

 *	Non-Tx commands (config, multicast setup, etc) are linked

   125

 *	into the CBL ring along with Tx commands.  The common structure

   126

 *	used for both Tx and non-Tx commands is the Command Block (CB).

   127

 *

   128

 *	cb_to_use is the next CB to use for queuing a command; cb_to_clean

   129

 *	is the next CB to check for completion; cb_to_send is the first

   130

 *	CB to start on in case of a previous failure to resume.  CB clean

   131

 *	up happens in interrupt context in response to a CU interrupt.

   132

 *	cbs_avail keeps track of number of free CB resources available.

   133

 *

   134

 * 	Hardware padding of short packets to minimum packet size is

   135

 * 	enabled.  82557 pads with 7Eh, while the later controllers pad

   136

 * 	with 00h.

   137

 *

   138

 *	IV.  Recieve

   139

 *

   140

 *	The Receive Frame Area (RFA) comprises a ring of Receive Frame

   141

 *	Descriptors (RFD) + data buffer, thus forming the simplified mode

   142

 *	memory structure.  Rx skbs are allocated to contain both the RFD

   143

 *	and the data buffer, but the RFD is pulled off before the skb is

   144

 *	indicated.  The data buffer is aligned such that encapsulated

   145

 *	protocol headers are u32-aligned.  Since the RFD is part of the

   146

 *	mapped shared memory, and completion status is contained within

   147

 *	the RFD, the RFD must be dma_sync'ed to maintain a consistent

   148

 *	view from software and hardware.

   149

 *

   150

 *	Under typical operation, the  receive unit (RU) is start once,

   151

 *	and the controller happily fills RFDs as frames arrive.  If

   152

 *	replacement RFDs cannot be allocated, or the RU goes non-active,

   153

 *	the RU must be restarted.  Frame arrival generates an interrupt,

   154

 *	and Rx indication and re-allocation happen in the same context,

   155

 *	therefore no locking is required.  A software-generated interrupt

   156

 *	is generated from the watchdog to recover from a failed allocation

   157

 *	senario where all Rx resources have been indicated and none re-

   158

 *	placed.

   159

 *

   160

 *	V.   Miscellaneous

   161

 *

   162

 * 	VLAN offloading of tagging, stripping and filtering is not

   163

 * 	supported, but driver will accommodate the extra 4-byte VLAN tag

   164

 * 	for processing by upper layers.  Tx/Rx Checksum offloading is not

   165

 * 	supported.  Tx Scatter/Gather is not supported.  Jumbo Frames is

   166

 * 	not supported (hardware limitation).

   167

 *

   168

 * 	MagicPacket(tm) WoL support is enabled/disabled via ethtool.

   169

 *

   170

 * 	Thanks to JC (jchapman@katalix.com) for helping with

   171

 * 	testing/troubleshooting the development driver.

   172

 *

   173

 * 	TODO:

   174

 * 	o several entry points race with dev->close

   175

 * 	o check for tx-no-resources/stop Q races with tx clean/wake Q

   176

 *

   177

 *	FIXES:

   178

 * 2005/12/02 - Michael O'Donnell <Michael.ODonnell at stratus dot com>

   179

 *	- Stratus87247: protect MDI control register manipulations

   180

 */

   181

   182

#include <linux/module.h>

   183

#include <linux/moduleparam.h>

   184

#include <linux/kernel.h>

   185

#include <linux/types.h>

   186

#include <linux/slab.h>

   187

#include <linux/delay.h>

   188

#include <linux/init.h>

   189

#include <linux/pci.h>

   190

#include <linux/dma-mapping.h>

   191

#include <linux/netdevice.h>

   192

#include <linux/etherdevice.h>

   193

#include <linux/mii.h>

   194

#include <linux/if_vlan.h>

   195

#include <linux/skbuff.h>

   196

#include <linux/ethtool.h>

   197

#include <linux/string.h>

   198

#include <asm/unaligned.h>

   199

   200

// EtherCAT includes

   201

#include "../globals.h"

   202

#include "ecdev.h"

   203

   204

#define DRV_NAME		"ec_e100"

   205

#define DRV_EXT			"-NAPI"

   206

#define DRV_VERSION		"3.5.17-k2"DRV_EXT

   207

#define DRV_DESCRIPTION		"Intel(R) PRO/100 Network Driver"

   208

#define DRV_COPYRIGHT		"Copyright(c) 1999-2006 Intel Corporation"

   209

#define PFX			DRV_NAME ": "

   210

   211

#define E100_WATCHDOG_PERIOD	(2 * HZ)

   212

#define E100_NAPI_WEIGHT	16

   213

   214

MODULE_DESCRIPTION(DRV_DESCRIPTION);

   215

MODULE_AUTHOR("Florian Pose <fp@igh-essen.com>");

   216

MODULE_LICENSE("GPL");

   217

MODULE_VERSION(DRV_VERSION ", master " EC_MASTER_VERSION);

   218

   219

void e100_ec_poll(struct net_device *);

   220

   221

static int debug = 3;

   222

static int eeprom_bad_csum_allow = 0;

   223

module_param(debug, int, 0);

   224

module_param(eeprom_bad_csum_allow, int, 0);

   225

MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");

   226

MODULE_PARM_DESC(eeprom_bad_csum_allow, "Allow bad eeprom checksums");

   227

#define DPRINTK(nlevel, klevel, fmt, args...) \

   228

	(void)((NETIF_MSG_##nlevel & nic->msg_enable) && \

   229

	printk(KERN_##klevel PFX "%s: %s: " fmt, nic->netdev->name, \

   230

		__FUNCTION__ , ## args))

   231

   232

#define INTEL_8255X_ETHERNET_DEVICE(device_id, ich) {\

   233

	PCI_VENDOR_ID_INTEL, device_id, PCI_ANY_ID, PCI_ANY_ID, \

   234

	PCI_CLASS_NETWORK_ETHERNET << 8, 0xFFFF00, ich }

   235

static struct pci_device_id e100_id_table[] = {

   236

	INTEL_8255X_ETHERNET_DEVICE(0x1029, 0),

   237

	INTEL_8255X_ETHERNET_DEVICE(0x1030, 0),

   238

	INTEL_8255X_ETHERNET_DEVICE(0x1031, 3),

   239

	INTEL_8255X_ETHERNET_DEVICE(0x1032, 3),

   240

	INTEL_8255X_ETHERNET_DEVICE(0x1033, 3),

   241

	INTEL_8255X_ETHERNET_DEVICE(0x1034, 3),

   242

	INTEL_8255X_ETHERNET_DEVICE(0x1038, 3),

   243

	INTEL_8255X_ETHERNET_DEVICE(0x1039, 4),

   244

	INTEL_8255X_ETHERNET_DEVICE(0x103A, 4),

   245

	INTEL_8255X_ETHERNET_DEVICE(0x103B, 4),

   246

	INTEL_8255X_ETHERNET_DEVICE(0x103C, 4),

   247

	INTEL_8255X_ETHERNET_DEVICE(0x103D, 4),

   248

	INTEL_8255X_ETHERNET_DEVICE(0x103E, 4),

   249

	INTEL_8255X_ETHERNET_DEVICE(0x1050, 5),

   250

	INTEL_8255X_ETHERNET_DEVICE(0x1051, 5),

   251

	INTEL_8255X_ETHERNET_DEVICE(0x1052, 5),

   252

	INTEL_8255X_ETHERNET_DEVICE(0x1053, 5),

   253

	INTEL_8255X_ETHERNET_DEVICE(0x1054, 5),

   254

	INTEL_8255X_ETHERNET_DEVICE(0x1055, 5),

   255

	INTEL_8255X_ETHERNET_DEVICE(0x1056, 5),

   256

	INTEL_8255X_ETHERNET_DEVICE(0x1057, 5),

   257

	INTEL_8255X_ETHERNET_DEVICE(0x1059, 0),

   258

	INTEL_8255X_ETHERNET_DEVICE(0x1064, 6),

   259

	INTEL_8255X_ETHERNET_DEVICE(0x1065, 6),

   260

	INTEL_8255X_ETHERNET_DEVICE(0x1066, 6),

   261

	INTEL_8255X_ETHERNET_DEVICE(0x1067, 6),

   262

	INTEL_8255X_ETHERNET_DEVICE(0x1068, 6),

   263

	INTEL_8255X_ETHERNET_DEVICE(0x1069, 6),

   264

	INTEL_8255X_ETHERNET_DEVICE(0x106A, 6),

   265

	INTEL_8255X_ETHERNET_DEVICE(0x106B, 6),

   266

	INTEL_8255X_ETHERNET_DEVICE(0x1091, 7),

   267

	INTEL_8255X_ETHERNET_DEVICE(0x1092, 7),

   268

	INTEL_8255X_ETHERNET_DEVICE(0x1093, 7),

   269

	INTEL_8255X_ETHERNET_DEVICE(0x1094, 7),

   270

	INTEL_8255X_ETHERNET_DEVICE(0x1095, 7),

   271

	INTEL_8255X_ETHERNET_DEVICE(0x1209, 0),

   272

	INTEL_8255X_ETHERNET_DEVICE(0x1229, 0),

   273

	INTEL_8255X_ETHERNET_DEVICE(0x2449, 2),

   274

	INTEL_8255X_ETHERNET_DEVICE(0x2459, 2),

   275

	INTEL_8255X_ETHERNET_DEVICE(0x245D, 2),

   276

	INTEL_8255X_ETHERNET_DEVICE(0x27DC, 7),

   277

	{ 0, }

   278

};

   279

// prevent from being loaded automatically

   280

//MODULE_DEVICE_TABLE(pci, e100_id_table);

   281

   282

enum mac {

   283

	mac_82557_D100_A  = 0,

   284

	mac_82557_D100_B  = 1,

   285

	mac_82557_D100_C  = 2,

   286

	mac_82558_D101_A4 = 4,

   287

	mac_82558_D101_B0 = 5,

   288

	mac_82559_D101M   = 8,

   289

	mac_82559_D101S   = 9,

   290

	mac_82550_D102    = 12,

   291

	mac_82550_D102_C  = 13,

   292

	mac_82551_E       = 14,

   293

	mac_82551_F       = 15,

   294

	mac_82551_10      = 16,

   295

	mac_unknown       = 0xFF,

   296

};

   297

   298

enum phy {

   299

	phy_100a     = 0x000003E0,

   300

	phy_100c     = 0x035002A8,

   301

	phy_82555_tx = 0x015002A8,

   302

	phy_nsc_tx   = 0x5C002000,

   303

	phy_82562_et = 0x033002A8,

   304

	phy_82562_em = 0x032002A8,

   305

	phy_82562_ek = 0x031002A8,

   306

	phy_82562_eh = 0x017002A8,

   307

	phy_unknown  = 0xFFFFFFFF,

   308

};

   309

   310

/* CSR (Control/Status Registers) */

   311

struct csr {

   312

	struct {

   313

		u8 status;

   314

		u8 stat_ack;

   315

		u8 cmd_lo;

   316

		u8 cmd_hi;

   317

		u32 gen_ptr;

   318

	} scb;

   319

	u32 port;

   320

	u16 flash_ctrl;

   321

	u8 eeprom_ctrl_lo;

   322

	u8 eeprom_ctrl_hi;

   323

	u32 mdi_ctrl;

   324

	u32 rx_dma_count;

   325

};

   326

   327

enum scb_status {

   328

	rus_ready        = 0x10,

   329

	rus_mask         = 0x3C,

   330

};

   331

   332

enum ru_state  {

   333

	RU_SUSPENDED = 0,

   334

	RU_RUNNING	 = 1,

   335

	RU_UNINITIALIZED = -1,

   336

};

   337

   338

enum scb_stat_ack {

   339

	stat_ack_not_ours    = 0x00,

   340

	stat_ack_sw_gen      = 0x04,

   341

	stat_ack_rnr         = 0x10,

   342

	stat_ack_cu_idle     = 0x20,

   343

	stat_ack_frame_rx    = 0x40,

   344

	stat_ack_cu_cmd_done = 0x80,

   345

	stat_ack_not_present = 0xFF,

   346

	stat_ack_rx = (stat_ack_sw_gen | stat_ack_rnr | stat_ack_frame_rx),

   347

	stat_ack_tx = (stat_ack_cu_idle | stat_ack_cu_cmd_done),

   348

};

   349

   350

enum scb_cmd_hi {

   351

	irq_mask_none = 0x00,

   352

	irq_mask_all  = 0x01,

   353

	irq_sw_gen    = 0x02,

   354

};

   355

   356

enum scb_cmd_lo {

   357

	cuc_nop        = 0x00,

   358

	ruc_start      = 0x01,

   359

	ruc_load_base  = 0x06,

   360

	cuc_start      = 0x10,

   361

	cuc_resume     = 0x20,

   362

	cuc_dump_addr  = 0x40,

   363

	cuc_dump_stats = 0x50,

   364

	cuc_load_base  = 0x60,

   365

	cuc_dump_reset = 0x70,

   366

};

   367

   368

enum cuc_dump {

   369

	cuc_dump_complete       = 0x0000A005,

   370

	cuc_dump_reset_complete = 0x0000A007,

   371

};

   372

   373

enum port {

   374

	software_reset  = 0x0000,

   375

	selftest        = 0x0001,

   376

	selective_reset = 0x0002,

   377

};

   378

   379

enum eeprom_ctrl_lo {

   380

	eesk = 0x01,

   381

	eecs = 0x02,

   382

	eedi = 0x04,

   383

	eedo = 0x08,

   384

};

   385

   386

enum mdi_ctrl {

   387

	mdi_write = 0x04000000,

   388

	mdi_read  = 0x08000000,

   389

	mdi_ready = 0x10000000,

   390

};

   391

   392

enum eeprom_op {

   393

	op_write = 0x05,

   394

	op_read  = 0x06,

   395

	op_ewds  = 0x10,

   396

	op_ewen  = 0x13,

   397

};

   398

   399

enum eeprom_offsets {

   400

	eeprom_cnfg_mdix  = 0x03,

   401

	eeprom_id         = 0x0A,

   402

	eeprom_config_asf = 0x0D,

   403

	eeprom_smbus_addr = 0x90,

   404

};

   405

   406

enum eeprom_cnfg_mdix {

   407

	eeprom_mdix_enabled = 0x0080,

   408

};

   409

   410

enum eeprom_id {

   411

	eeprom_id_wol = 0x0020,

   412

};

   413

   414

enum eeprom_config_asf {

   415

	eeprom_asf = 0x8000,

   416

	eeprom_gcl = 0x4000,

   417

};

   418

   419

enum cb_status {

   420

	cb_complete = 0x8000,

   421

	cb_ok       = 0x2000,

   422

};

   423

   424

enum cb_command {

   425

	cb_nop    = 0x0000,

   426

	cb_iaaddr = 0x0001,

   427

	cb_config = 0x0002,

   428

	cb_multi  = 0x0003,

   429

	cb_tx     = 0x0004,

   430

	cb_ucode  = 0x0005,

   431

	cb_dump   = 0x0006,

   432

	cb_tx_sf  = 0x0008,

   433

	cb_cid    = 0x1f00,

   434

	cb_i      = 0x2000,

   435

	cb_s      = 0x4000,

   436

	cb_el     = 0x8000,

   437

};

   438

   439

struct rfd {

   440

	u16 status;

   441

	u16 command;

   442

	u32 link;

   443

	u32 rbd;

   444

	u16 actual_size;

   445

	u16 size;

   446

};

   447

   448

struct rx {

   449

	struct rx *next, *prev;

   450

	struct sk_buff *skb;

   451

	dma_addr_t dma_addr;

   452

};

   453

   454

#if defined(__BIG_ENDIAN_BITFIELD)

   455

#define X(a,b)	b,a

   456

#else

   457

#define X(a,b)	a,b

   458

#endif

   459

struct config {

   460

/*0*/	u8 X(byte_count:6, pad0:2);

   461

/*1*/	u8 X(X(rx_fifo_limit:4, tx_fifo_limit:3), pad1:1);

   462

/*2*/	u8 adaptive_ifs;

   463

/*3*/	u8 X(X(X(X(mwi_enable:1, type_enable:1), read_align_enable:1),

   464

	   term_write_cache_line:1), pad3:4);

   465

/*4*/	u8 X(rx_dma_max_count:7, pad4:1);

   466

/*5*/	u8 X(tx_dma_max_count:7, dma_max_count_enable:1);

   467

/*6*/	u8 X(X(X(X(X(X(X(late_scb_update:1, direct_rx_dma:1),

   468

	   tno_intr:1), cna_intr:1), standard_tcb:1), standard_stat_counter:1),

   469

	   rx_discard_overruns:1), rx_save_bad_frames:1);

   470

/*7*/	u8 X(X(X(X(X(rx_discard_short_frames:1, tx_underrun_retry:2),

   471

	   pad7:2), rx_extended_rfd:1), tx_two_frames_in_fifo:1),

   472

	   tx_dynamic_tbd:1);

   473

/*8*/	u8 X(X(mii_mode:1, pad8:6), csma_disabled:1);

   474

/*9*/	u8 X(X(X(X(X(rx_tcpudp_checksum:1, pad9:3), vlan_arp_tco:1),

   475

	   link_status_wake:1), arp_wake:1), mcmatch_wake:1);

   476

/*10*/	u8 X(X(X(pad10:3, no_source_addr_insertion:1), preamble_length:2),

   477

	   loopback:2);

   478

/*11*/	u8 X(linear_priority:3, pad11:5);

   479

/*12*/	u8 X(X(linear_priority_mode:1, pad12:3), ifs:4);

   480

/*13*/	u8 ip_addr_lo;

   481

/*14*/	u8 ip_addr_hi;

   482

/*15*/	u8 X(X(X(X(X(X(X(promiscuous_mode:1, broadcast_disabled:1),

   483

	   wait_after_win:1), pad15_1:1), ignore_ul_bit:1), crc_16_bit:1),

   484

	   pad15_2:1), crs_or_cdt:1);

   485

/*16*/	u8 fc_delay_lo;

   486

/*17*/	u8 fc_delay_hi;

   487

/*18*/	u8 X(X(X(X(X(rx_stripping:1, tx_padding:1), rx_crc_transfer:1),

   488

	   rx_long_ok:1), fc_priority_threshold:3), pad18:1);

   489

/*19*/	u8 X(X(X(X(X(X(X(addr_wake:1, magic_packet_disable:1),

   490

	   fc_disable:1), fc_restop:1), fc_restart:1), fc_reject:1),

   491

	   full_duplex_force:1), full_duplex_pin:1);

   492

/*20*/	u8 X(X(X(pad20_1:5, fc_priority_location:1), multi_ia:1), pad20_2:1);

   493

/*21*/	u8 X(X(pad21_1:3, multicast_all:1), pad21_2:4);

   494

/*22*/	u8 X(X(rx_d102_mode:1, rx_vlan_drop:1), pad22:6);

   495

	u8 pad_d102[9];

   496

};

   497

   498

#define E100_MAX_MULTICAST_ADDRS	64

   499

struct multi {

   500

	u16 count;

   501

	u8 addr[E100_MAX_MULTICAST_ADDRS * ETH_ALEN + 2/*pad*/];

   502

};

   503

   504

/* Important: keep total struct u32-aligned */

   505

#define UCODE_SIZE			134

   506

struct cb {

   507

	u16 status;

   508

	u16 command;

   509

	u32 link;

   510

	union {

   511

		u8 iaaddr[ETH_ALEN];

   512

		u32 ucode[UCODE_SIZE];

   513

		struct config config;

   514

		struct multi multi;

   515

		struct {

   516

			u32 tbd_array;

   517

			u16 tcb_byte_count;

   518

			u8 threshold;

   519

			u8 tbd_count;

   520

			struct {

   521

				u32 buf_addr;

   522

				u16 size;

   523

				u16 eol;

   524

			} tbd;

   525

		} tcb;

   526

		u32 dump_buffer_addr;

   527

	} u;

   528

	struct cb *next, *prev;

   529

	dma_addr_t dma_addr;

   530