1

/*******************************************************************************

     2

     3

  Intel PRO/1000 Linux driver

     4

  Copyright(c) 1999 - 2010 Intel Corporation.

     5

     6

  This program is free software; you can redistribute it and/or modify it

     7

  under the terms and conditions of the GNU General Public License,

     8

  version 2, as published by the Free Software Foundation.

     9

    10

  This program is distributed in the hope it will be useful, but WITHOUT

    11

  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or

    12

  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for

    13

  more details.

    14

    15

  You should have received a copy of the GNU General Public License along with

    16

  this program; if not, write to the Free Software Foundation, Inc.,

    17

  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

    18

    19

  The full GNU General Public License is included in this distribution in

    20

  the file called "COPYING".

    21

    22

  Contact Information:

    23

  Linux NICS <linux.nics@intel.com>

    24

  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>

    25

  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

    26

    27

*******************************************************************************/

    28

    29

/*

    30

 * 82571EB Gigabit Ethernet Controller

    31

 * 82571EB Gigabit Ethernet Controller (Copper)

    32

 * 82571EB Gigabit Ethernet Controller (Fiber)

    33

 * 82571EB Dual Port Gigabit Mezzanine Adapter

    34

 * 82571EB Quad Port Gigabit Mezzanine Adapter

    35

 * 82571PT Gigabit PT Quad Port Server ExpressModule

    36

 * 82572EI Gigabit Ethernet Controller (Copper)

    37

 * 82572EI Gigabit Ethernet Controller (Fiber)

    38

 * 82572EI Gigabit Ethernet Controller

    39

 * 82573V Gigabit Ethernet Controller (Copper)

    40

 * 82573E Gigabit Ethernet Controller (Copper)

    41

 * 82573L Gigabit Ethernet Controller

    42

 * 82574L Gigabit Network Connection

    43

 * 82583V Gigabit Network Connection

    44

 */

    45

    46

#include "e1000-2.6.37-ethercat.h"

    47

    48

#define ID_LED_RESERVED_F746 0xF746

    49

#define ID_LED_DEFAULT_82573 ((ID_LED_DEF1_DEF2 << 12) | \

    50

			      (ID_LED_OFF1_ON2  <<  8) | \

    51

			      (ID_LED_DEF1_DEF2 <<  4) | \

    52

			      (ID_LED_DEF1_DEF2))

    53

    54

#define E1000_GCR_L1_ACT_WITHOUT_L0S_RX 0x08000000

    55

#define E1000_BASE1000T_STATUS          10

    56

#define E1000_IDLE_ERROR_COUNT_MASK     0xFF

    57

#define E1000_RECEIVE_ERROR_COUNTER     21

    58

#define E1000_RECEIVE_ERROR_MAX         0xFFFF

    59

    60

#define E1000_NVM_INIT_CTRL2_MNGM 0x6000 /* Manageability Operation Mode mask */

    61

    62

static s32 e1000_get_phy_id_82571(struct e1000_hw *hw);

    63

static s32 e1000_setup_copper_link_82571(struct e1000_hw *hw);

    64

static s32 e1000_setup_fiber_serdes_link_82571(struct e1000_hw *hw);

    65

static s32 e1000_check_for_serdes_link_82571(struct e1000_hw *hw);

    66

static s32 e1000_write_nvm_eewr_82571(struct e1000_hw *hw, u16 offset,

    67

				      u16 words, u16 *data);

    68

static s32 e1000_fix_nvm_checksum_82571(struct e1000_hw *hw);

    69

static void e1000_initialize_hw_bits_82571(struct e1000_hw *hw);

    70

static s32 e1000_setup_link_82571(struct e1000_hw *hw);

    71

static void e1000_clear_hw_cntrs_82571(struct e1000_hw *hw);

    72

static void e1000_clear_vfta_82571(struct e1000_hw *hw);

    73

static bool e1000_check_mng_mode_82574(struct e1000_hw *hw);

    74

static s32 e1000_led_on_82574(struct e1000_hw *hw);

    75

static void e1000_put_hw_semaphore_82571(struct e1000_hw *hw);

    76

static void e1000_power_down_phy_copper_82571(struct e1000_hw *hw);

    77

    78

/**

    79

 *  e1000_init_phy_params_82571 - Init PHY func ptrs.

    80

 *  @hw: pointer to the HW structure

    81

 **/

    82

static s32 e1000_init_phy_params_82571(struct e1000_hw *hw)

    83

{

    84

	struct e1000_phy_info *phy = &hw->phy;

    85

	s32 ret_val __attribute__ ((unused));

    86

    87

	if (hw->phy.media_type != e1000_media_type_copper) {

    88

		phy->type = e1000_phy_none;

    89

		return 0;

    90

	}

    91

    92

	phy->addr			 = 1;

    93

	phy->autoneg_mask		 = AUTONEG_ADVERTISE_SPEED_DEFAULT;

    94

	phy->reset_delay_us		 = 100;

    95

    96

	phy->ops.power_up		 = e1000_power_up_phy_copper;

    97

	phy->ops.power_down		 = e1000_power_down_phy_copper_82571;

    98

    99

	switch (hw->mac.type) {

   100

	case e1000_82571:

   101

	case e1000_82572:

   102

		phy->type		 = e1000_phy_igp_2;

   103

		break;

   104

	case e1000_82573:

   105

		phy->type		 = e1000_phy_m88;

   106

		break;

   107

	case e1000_82574:

   108

	case e1000_82583:

   109

		phy->type		 = e1000_phy_bm;

   110

		break;

   111

	default:

   112

		return -E1000_ERR_PHY;

   113

		break;

   114

	}

   115

   116

	/* This can only be done after all function pointers are setup. */

   117

	ret_val = e1000_get_phy_id_82571(hw);

   118

   119

	/* Verify phy id */

   120

	switch (hw->mac.type) {

   121

	case e1000_82571:

   122

	case e1000_82572:

   123

		if (phy->id != IGP01E1000_I_PHY_ID)

   124

			return -E1000_ERR_PHY;

   125

		break;

   126

	case e1000_82573:

   127

		if (phy->id != M88E1111_I_PHY_ID)

   128

			return -E1000_ERR_PHY;

   129

		break;

   130

	case e1000_82574:

   131

	case e1000_82583:

   132

		if (phy->id != BME1000_E_PHY_ID_R2)

   133

			return -E1000_ERR_PHY;

   134

		break;

   135

	default:

   136

		return -E1000_ERR_PHY;

   137

		break;

   138

	}

   139

   140

	return 0;

   141

}

   142

   143

/**

   144

 *  e1000_init_nvm_params_82571 - Init NVM func ptrs.

   145

 *  @hw: pointer to the HW structure

   146

 **/

   147

static s32 e1000_init_nvm_params_82571(struct e1000_hw *hw)

   148

{

   149

	struct e1000_nvm_info *nvm = &hw->nvm;

   150

	u32 eecd = er32(EECD);

   151

	u16 size;

   152

   153

	nvm->opcode_bits = 8;

   154

	nvm->delay_usec = 1;

   155

	switch (nvm->override) {

   156

	case e1000_nvm_override_spi_large:

   157

		nvm->page_size = 32;

   158

		nvm->address_bits = 16;

   159

		break;

   160

	case e1000_nvm_override_spi_small:

   161

		nvm->page_size = 8;

   162

		nvm->address_bits = 8;

   163

		break;

   164

	default:

   165

		nvm->page_size = eecd & E1000_EECD_ADDR_BITS ? 32 : 8;

   166

		nvm->address_bits = eecd & E1000_EECD_ADDR_BITS ? 16 : 8;

   167

		break;

   168

	}

   169

   170

	switch (hw->mac.type) {

   171

	case e1000_82573:

   172

	case e1000_82574:

   173

	case e1000_82583:

   174

		if (((eecd >> 15) & 0x3) == 0x3) {

   175

			nvm->type = e1000_nvm_flash_hw;

   176

			nvm->word_size = 2048;

   177

			/*

   178

			 * Autonomous Flash update bit must be cleared due

   179

			 * to Flash update issue.

   180

			 */

   181

			eecd &= ~E1000_EECD_AUPDEN;

   182

			ew32(EECD, eecd);

   183

			break;

   184

		}

   185

		/* Fall Through */

   186

	default:

   187

		nvm->type = e1000_nvm_eeprom_spi;

   188

		size = (u16)((eecd & E1000_EECD_SIZE_EX_MASK) >>

   189

				  E1000_EECD_SIZE_EX_SHIFT);

   190

		/*

   191

		 * Added to a constant, "size" becomes the left-shift value

   192

		 * for setting word_size.

   193

		 */

   194

		size += NVM_WORD_SIZE_BASE_SHIFT;

   195

   196

		/* EEPROM access above 16k is unsupported */

   197

		if (size > 14)

   198

			size = 14;

   199

		nvm->word_size	= 1 << size;

   200

		break;

   201

	}

   202

   203

	return 0;

   204

}

   205

   206

/**

   207

 *  e1000_init_mac_params_82571 - Init MAC func ptrs.

   208

 *  @hw: pointer to the HW structure

   209

 **/

   210

static s32 e1000_init_mac_params_82571(struct e1000_adapter *adapter)

   211

{

   212

	struct e1000_hw *hw = &adapter->hw;

   213

	struct e1000_mac_info *mac = &hw->mac;

   214

	struct e1000_mac_operations *func = &mac->ops;

   215

	u32 swsm = 0;

   216

	u32 swsm2 = 0;

   217

	bool force_clear_smbi = false;

   218

   219

	/* Set media type */

   220

	switch (adapter->pdev->device) {

   221

	case E1000_DEV_ID_82571EB_FIBER:

   222

	case E1000_DEV_ID_82572EI_FIBER:

   223

	case E1000_DEV_ID_82571EB_QUAD_FIBER:

   224

		hw->phy.media_type = e1000_media_type_fiber;

   225

		break;

   226

	case E1000_DEV_ID_82571EB_SERDES:

   227

	case E1000_DEV_ID_82572EI_SERDES:

   228

	case E1000_DEV_ID_82571EB_SERDES_DUAL:

   229

	case E1000_DEV_ID_82571EB_SERDES_QUAD:

   230

		hw->phy.media_type = e1000_media_type_internal_serdes;

   231

		break;

   232

	default:

   233

		hw->phy.media_type = e1000_media_type_copper;

   234

		break;

   235

	}

   236

   237

	/* Set mta register count */

   238

	mac->mta_reg_count = 128;

   239

	/* Set rar entry count */

   240

	mac->rar_entry_count = E1000_RAR_ENTRIES;

   241

	/* Adaptive IFS supported */

   242

	mac->adaptive_ifs = true;

   243

   244

	/* check for link */

   245

	switch (hw->phy.media_type) {

   246

	case e1000_media_type_copper:

   247

		func->setup_physical_interface = e1000_setup_copper_link_82571;

   248

		func->check_for_link = e1000e_check_for_copper_link;

   249

		func->get_link_up_info = e1000e_get_speed_and_duplex_copper;

   250

		break;

   251

	case e1000_media_type_fiber:

   252

		func->setup_physical_interface =

   253

			e1000_setup_fiber_serdes_link_82571;

   254

		func->check_for_link = e1000e_check_for_fiber_link;

   255

		func->get_link_up_info =

   256

			e1000e_get_speed_and_duplex_fiber_serdes;

   257

		break;

   258

	case e1000_media_type_internal_serdes:

   259

		func->setup_physical_interface =

   260

			e1000_setup_fiber_serdes_link_82571;

   261

		func->check_for_link = e1000_check_for_serdes_link_82571;

   262

		func->get_link_up_info =

   263

			e1000e_get_speed_and_duplex_fiber_serdes;

   264

		break;

   265

	default:

   266

		return -E1000_ERR_CONFIG;

   267

		break;

   268

	}

   269

   270

	switch (hw->mac.type) {

   271

	case e1000_82573:

   272

		func->set_lan_id = e1000_set_lan_id_single_port;

   273

		func->check_mng_mode = e1000e_check_mng_mode_generic;

   274

		func->led_on = e1000e_led_on_generic;

   275

   276

		/* FWSM register */

   277

		mac->has_fwsm = true;

   278

		/*

   279

		 * ARC supported; valid only if manageability features are

   280

		 * enabled.

   281

		 */

   282

		mac->arc_subsystem_valid =

   283

			(er32(FWSM) & E1000_FWSM_MODE_MASK)

   284

			? true : false;

   285

		break;

   286

	case e1000_82574:

   287

	case e1000_82583:

   288

		func->set_lan_id = e1000_set_lan_id_single_port;

   289

		func->check_mng_mode = e1000_check_mng_mode_82574;

   290

		func->led_on = e1000_led_on_82574;

   291

		break;

   292

	default:

   293

		func->check_mng_mode = e1000e_check_mng_mode_generic;

   294

		func->led_on = e1000e_led_on_generic;

   295

   296

		/* FWSM register */

   297

		mac->has_fwsm = true;

   298

		break;

   299

	}

   300

   301

	/*

   302

	 * Ensure that the inter-port SWSM.SMBI lock bit is clear before

   303

	 * first NVM or PHY acess. This should be done for single-port

   304

	 * devices, and for one port only on dual-port devices so that

   305

	 * for those devices we can still use the SMBI lock to synchronize

   306

	 * inter-port accesses to the PHY & NVM.

   307

	 */

   308

	switch (hw->mac.type) {

   309

	case e1000_82571:

   310

	case e1000_82572:

   311

		swsm2 = er32(SWSM2);

   312

   313

		if (!(swsm2 & E1000_SWSM2_LOCK)) {

   314

			/* Only do this for the first interface on this card */

   315

			ew32(SWSM2,

   316

			    swsm2 | E1000_SWSM2_LOCK);

   317

			force_clear_smbi = true;

   318

		} else

   319

			force_clear_smbi = false;

   320

		break;

   321

	default:

   322

		force_clear_smbi = true;

   323

		break;

   324

	}

   325

   326

	if (force_clear_smbi) {

   327

		/* Make sure SWSM.SMBI is clear */

   328

		swsm = er32(SWSM);

   329

		if (swsm & E1000_SWSM_SMBI) {

   330

			/* This bit should not be set on a first interface, and

   331

			 * indicates that the bootagent or EFI code has

   332

			 * improperly left this bit enabled

   333

			 */

   334

			e_dbg("Please update your 82571 Bootagent\n");

   335

		}

   336

		ew32(SWSM, swsm & ~E1000_SWSM_SMBI);

   337

	}

   338

   339

	/*

   340

	 * Initialize device specific counter of SMBI acquisition

   341

	 * timeouts.

   342

	 */

   343

	 hw->dev_spec.e82571.smb_counter = 0;

   344

   345

	return 0;

   346

}

   347

   348

static s32 e1000_get_variants_82571(struct e1000_adapter *adapter)

   349

{

   350

	struct e1000_hw *hw = &adapter->hw;

   351

	static int global_quad_port_a; /* global port a indication */

   352

	struct pci_dev *pdev = adapter->pdev;

   353

	int is_port_b = er32(STATUS) & E1000_STATUS_FUNC_1;

   354

	s32 rc;

   355

   356

	rc = e1000_init_mac_params_82571(adapter);

   357

	if (rc)

   358

		return rc;

   359

   360

	rc = e1000_init_nvm_params_82571(hw);

   361

	if (rc)

   362

		return rc;

   363

   364

	rc = e1000_init_phy_params_82571(hw);

   365

	if (rc)

   366

		return rc;

   367

   368

	/* tag quad port adapters first, it's used below */

   369

	switch (pdev->device) {

   370

	case E1000_DEV_ID_82571EB_QUAD_COPPER:

   371

	case E1000_DEV_ID_82571EB_QUAD_FIBER:

   372

	case E1000_DEV_ID_82571EB_QUAD_COPPER_LP:

   373

	case E1000_DEV_ID_82571PT_QUAD_COPPER:

   374

		adapter->flags |= FLAG_IS_QUAD_PORT;

   375

		/* mark the first port */

   376

		if (global_quad_port_a == 0)

   377

			adapter->flags |= FLAG_IS_QUAD_PORT_A;

   378

		/* Reset for multiple quad port adapters */

   379

		global_quad_port_a++;

   380

		if (global_quad_port_a == 4)

   381

			global_quad_port_a = 0;

   382

		break;

   383

	default:

   384

		break;

   385

	}

   386

   387

	switch (adapter->hw.mac.type) {

   388

	case e1000_82571:

   389

		/* these dual ports don't have WoL on port B at all */

   390

		if (((pdev->device == E1000_DEV_ID_82571EB_FIBER) ||

   391

		     (pdev->device == E1000_DEV_ID_82571EB_SERDES) ||

   392

		     (pdev->device == E1000_DEV_ID_82571EB_COPPER)) &&

   393

		    (is_port_b))

   394

			adapter->flags &= ~FLAG_HAS_WOL;

   395

		/* quad ports only support WoL on port A */

   396

		if (adapter->flags & FLAG_IS_QUAD_PORT &&

   397

		    (!(adapter->flags & FLAG_IS_QUAD_PORT_A)))

   398

			adapter->flags &= ~FLAG_HAS_WOL;

   399

		/* Does not support WoL on any port */

   400

		if (pdev->device == E1000_DEV_ID_82571EB_SERDES_QUAD)

   401

			adapter->flags &= ~FLAG_HAS_WOL;

   402

		break;

   403

	case e1000_82573:

   404

	case e1000_82574:

   405

	case e1000_82583:

   406

		/* Disable ASPM L0s due to hardware errata */

   407

		e1000e_disable_aspm(adapter->pdev, PCIE_LINK_STATE_L0S);

   408

   409

		if (pdev->device == E1000_DEV_ID_82573L) {

   410

			adapter->flags |= FLAG_HAS_JUMBO_FRAMES;

   411

			adapter->max_hw_frame_size = DEFAULT_JUMBO;

   412

		}

   413

		break;

   414

	default:

   415

		break;

   416

	}

   417

   418

	return 0;

   419

}

   420

   421

/**

   422

 *  e1000_get_phy_id_82571 - Retrieve the PHY ID and revision

   423

 *  @hw: pointer to the HW structure

   424

 *

   425

 *  Reads the PHY registers and stores the PHY ID and possibly the PHY

   426

 *  revision in the hardware structure.

   427

 **/

   428

static s32 e1000_get_phy_id_82571(struct e1000_hw *hw)

   429

{

   430

	struct e1000_phy_info *phy = &hw->phy;

   431

	s32 ret_val;

   432

	u16 phy_id = 0;

   433

   434

	switch (hw->mac.type) {

   435

	case e1000_82571:

   436

	case e1000_82572:

   437

		/*

   438

		 * The 82571 firmware may still be configuring the PHY.

   439

		 * In this case, we cannot access the PHY until the

   440

		 * configuration is done.  So we explicitly set the

   441

		 * PHY ID.

   442

		 */

   443

		phy->id = IGP01E1000_I_PHY_ID;

   444

		break;

   445

	case e1000_82573:

   446

		return e1000e_get_phy_id(hw);

   447

		break;

   448

	case e1000_82574:

   449

	case e1000_82583:

   450

		ret_val = e1e_rphy(hw, PHY_ID1, &phy_id);

   451

		if (ret_val)

   452

			return ret_val;

   453

   454

		phy->id = (u32)(phy_id << 16);

   455

		udelay(20);

   456

		ret_val = e1e_rphy(hw, PHY_ID2, &phy_id);

   457

		if (ret_val)

   458

			return ret_val;

   459

   460

		phy->id |= (u32)(phy_id);

   461

		phy->revision = (u32)(phy_id & ~PHY_REVISION_MASK);

   462

		break;

   463

	default:

   464

		return -E1000_ERR_PHY;

   465

		break;

   466

	}

   467

   468

	return 0;

   469

}

   470

   471

/**

   472

 *  e1000_get_hw_semaphore_82571 - Acquire hardware semaphore

   473

 *  @hw: pointer to the HW structure

   474

 *

   475

 *  Acquire the HW semaphore to access the PHY or NVM

   476

 **/

   477

static s32 e1000_get_hw_semaphore_82571(struct e1000_hw *hw)

   478

{

   479

	u32 swsm;

   480

	s32 sw_timeout = hw->nvm.word_size + 1;

   481

	s32 fw_timeout = hw->nvm.word_size + 1;

   482

	s32 i = 0;

   483

   484

	/*

   485

	 * If we have timedout 3 times on trying to acquire

   486

	 * the inter-port SMBI semaphore, there is old code

   487

	 * operating on the other port, and it is not

   488

	 * releasing SMBI. Modify the number of times that

   489

	 * we try for the semaphore to interwork with this

   490

	 * older code.

   491

	 */

   492

	if (hw->dev_spec.e82571.smb_counter > 2)

   493

		sw_timeout = 1;

   494

   495

	/* Get the SW semaphore */

   496

	while (i < sw_timeout) {

   497

		swsm = er32(SWSM);

   498

		if (!(swsm & E1000_SWSM_SMBI))

   499

			break;

   500

   501

		udelay(50);

   502

		i++;

   503

	}

   504

   505

	if (i == sw_timeout) {

   506

		e_dbg("Driver can't access device - SMBI bit is set.\n");

   507

		hw->dev_spec.e82571.smb_counter++;

   508

	}

   509

	/* Get the FW semaphore. */

   510

	for (i = 0; i < fw_timeout; i++) {

   511

		swsm = er32(SWSM);

   512

		ew32(SWSM, swsm | E1000_SWSM_SWESMBI);

   513

   514

		/* Semaphore acquired if bit latched */

   515

		if (er32(SWSM) & E1000_SWSM_SWESMBI)

   516

			break;

   517

   518

		udelay(50);

   519

	}

   520

   521

	if (i == fw_timeout) {

   522

		/* Release semaphores */

   523

		e1000_put_hw_semaphore_82571(hw);

   524

		e_dbg("Driver can't access the NVM\n");

   525

		return -E1000_ERR_NVM;

   526

	}

   527

   528

	return 0;

   529

}