ab@2316: /*******************************************************************************
ab@2316: 
ab@2316:   Intel PRO/1000 Linux driver
ab@2316:   Copyright(c) 1999 - 2006 Intel Corporation.
ab@2316: 
ab@2316:   This program is free software; you can redistribute it and/or modify it
ab@2316:   under the terms and conditions of the GNU General Public License,
ab@2316:   version 2, as published by the Free Software Foundation.
ab@2316: 
ab@2316:   This program is distributed in the hope it will be useful, but WITHOUT
ab@2316:   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
ab@2316:   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
ab@2316:   more details.
ab@2316: 
ab@2316:   You should have received a copy of the GNU General Public License along with
ab@2316:   this program; if not, write to the Free Software Foundation, Inc.,
ab@2316:   51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
ab@2316: 
ab@2316:   The full GNU General Public License is included in this distribution in
ab@2316:   the file called "COPYING".
ab@2316: 
ab@2316:   Contact Information:
ab@2316:   Linux NICS <linux.nics@intel.com>
ab@2316:   e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
ab@2316:   Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
ab@2316: 
ab@2316: *******************************************************************************/
ab@2316: 
ab@2316: /* e1000_hw.h
ab@2316:  * Structures, enums, and macros for the MAC
ab@2316:  */
ab@2316: 
ab@2316: #ifndef _E1000_HW_H_
ab@2316: #define _E1000_HW_H_
ab@2316: 
ab@2316: #include "e1000_osdep-2.6.33-ethercat.h"
ab@2316: 
ab@2316: /* Forward declarations of structures used by the shared code */
ab@2316: struct e1000_hw;
ab@2316: struct e1000_hw_stats;
ab@2316: 
ab@2316: /* Enumerated types specific to the e1000 hardware */
ab@2316: /* Media Access Controlers */
ab@2316: typedef enum {
ab@2316: 	e1000_undefined = 0,
ab@2316: 	e1000_82542_rev2_0,
ab@2316: 	e1000_82542_rev2_1,
ab@2316: 	e1000_82543,
ab@2316: 	e1000_82544,
ab@2316: 	e1000_82540,
ab@2316: 	e1000_82545,
ab@2316: 	e1000_82545_rev_3,
ab@2316: 	e1000_82546,
ab@2316: 	e1000_82546_rev_3,
ab@2316: 	e1000_82541,
ab@2316: 	e1000_82541_rev_2,
ab@2316: 	e1000_82547,
ab@2316: 	e1000_82547_rev_2,
ab@2316: 	e1000_num_macs
ab@2316: } e1000_mac_type;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_eeprom_uninitialized = 0,
ab@2316: 	e1000_eeprom_spi,
ab@2316: 	e1000_eeprom_microwire,
ab@2316: 	e1000_eeprom_flash,
ab@2316: 	e1000_eeprom_none,	/* No NVM support */
ab@2316: 	e1000_num_eeprom_types
ab@2316: } e1000_eeprom_type;
ab@2316: 
ab@2316: /* Media Types */
ab@2316: typedef enum {
ab@2316: 	e1000_media_type_copper = 0,
ab@2316: 	e1000_media_type_fiber = 1,
ab@2316: 	e1000_media_type_internal_serdes = 2,
ab@2316: 	e1000_num_media_types
ab@2316: } e1000_media_type;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_10_half = 0,
ab@2316: 	e1000_10_full = 1,
ab@2316: 	e1000_100_half = 2,
ab@2316: 	e1000_100_full = 3
ab@2316: } e1000_speed_duplex_type;
ab@2316: 
ab@2316: /* Flow Control Settings */
ab@2316: typedef enum {
ab@2316: 	E1000_FC_NONE = 0,
ab@2316: 	E1000_FC_RX_PAUSE = 1,
ab@2316: 	E1000_FC_TX_PAUSE = 2,
ab@2316: 	E1000_FC_FULL = 3,
ab@2316: 	E1000_FC_DEFAULT = 0xFF
ab@2316: } e1000_fc_type;
ab@2316: 
ab@2316: struct e1000_shadow_ram {
ab@2316: 	u16 eeprom_word;
ab@2316: 	bool modified;
ab@2316: };
ab@2316: 
ab@2316: /* PCI bus types */
ab@2316: typedef enum {
ab@2316: 	e1000_bus_type_unknown = 0,
ab@2316: 	e1000_bus_type_pci,
ab@2316: 	e1000_bus_type_pcix,
ab@2316: 	e1000_bus_type_reserved
ab@2316: } e1000_bus_type;
ab@2316: 
ab@2316: /* PCI bus speeds */
ab@2316: typedef enum {
ab@2316: 	e1000_bus_speed_unknown = 0,
ab@2316: 	e1000_bus_speed_33,
ab@2316: 	e1000_bus_speed_66,
ab@2316: 	e1000_bus_speed_100,
ab@2316: 	e1000_bus_speed_120,
ab@2316: 	e1000_bus_speed_133,
ab@2316: 	e1000_bus_speed_reserved
ab@2316: } e1000_bus_speed;
ab@2316: 
ab@2316: /* PCI bus widths */
ab@2316: typedef enum {
ab@2316: 	e1000_bus_width_unknown = 0,
ab@2316: 	e1000_bus_width_32,
ab@2316: 	e1000_bus_width_64,
ab@2316: 	e1000_bus_width_reserved
ab@2316: } e1000_bus_width;
ab@2316: 
ab@2316: /* PHY status info structure and supporting enums */
ab@2316: typedef enum {
ab@2316: 	e1000_cable_length_50 = 0,
ab@2316: 	e1000_cable_length_50_80,
ab@2316: 	e1000_cable_length_80_110,
ab@2316: 	e1000_cable_length_110_140,
ab@2316: 	e1000_cable_length_140,
ab@2316: 	e1000_cable_length_undefined = 0xFF
ab@2316: } e1000_cable_length;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_gg_cable_length_60 = 0,
ab@2316: 	e1000_gg_cable_length_60_115 = 1,
ab@2316: 	e1000_gg_cable_length_115_150 = 2,
ab@2316: 	e1000_gg_cable_length_150 = 4
ab@2316: } e1000_gg_cable_length;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_igp_cable_length_10 = 10,
ab@2316: 	e1000_igp_cable_length_20 = 20,
ab@2316: 	e1000_igp_cable_length_30 = 30,
ab@2316: 	e1000_igp_cable_length_40 = 40,
ab@2316: 	e1000_igp_cable_length_50 = 50,
ab@2316: 	e1000_igp_cable_length_60 = 60,
ab@2316: 	e1000_igp_cable_length_70 = 70,
ab@2316: 	e1000_igp_cable_length_80 = 80,
ab@2316: 	e1000_igp_cable_length_90 = 90,
ab@2316: 	e1000_igp_cable_length_100 = 100,
ab@2316: 	e1000_igp_cable_length_110 = 110,
ab@2316: 	e1000_igp_cable_length_115 = 115,
ab@2316: 	e1000_igp_cable_length_120 = 120,
ab@2316: 	e1000_igp_cable_length_130 = 130,
ab@2316: 	e1000_igp_cable_length_140 = 140,
ab@2316: 	e1000_igp_cable_length_150 = 150,
ab@2316: 	e1000_igp_cable_length_160 = 160,
ab@2316: 	e1000_igp_cable_length_170 = 170,
ab@2316: 	e1000_igp_cable_length_180 = 180
ab@2316: } e1000_igp_cable_length;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_10bt_ext_dist_enable_normal = 0,
ab@2316: 	e1000_10bt_ext_dist_enable_lower,
ab@2316: 	e1000_10bt_ext_dist_enable_undefined = 0xFF
ab@2316: } e1000_10bt_ext_dist_enable;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_rev_polarity_normal = 0,
ab@2316: 	e1000_rev_polarity_reversed,
ab@2316: 	e1000_rev_polarity_undefined = 0xFF
ab@2316: } e1000_rev_polarity;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_downshift_normal = 0,
ab@2316: 	e1000_downshift_activated,
ab@2316: 	e1000_downshift_undefined = 0xFF
ab@2316: } e1000_downshift;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_smart_speed_default = 0,
ab@2316: 	e1000_smart_speed_on,
ab@2316: 	e1000_smart_speed_off
ab@2316: } e1000_smart_speed;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_polarity_reversal_enabled = 0,
ab@2316: 	e1000_polarity_reversal_disabled,
ab@2316: 	e1000_polarity_reversal_undefined = 0xFF
ab@2316: } e1000_polarity_reversal;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_auto_x_mode_manual_mdi = 0,
ab@2316: 	e1000_auto_x_mode_manual_mdix,
ab@2316: 	e1000_auto_x_mode_auto1,
ab@2316: 	e1000_auto_x_mode_auto2,
ab@2316: 	e1000_auto_x_mode_undefined = 0xFF
ab@2316: } e1000_auto_x_mode;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_1000t_rx_status_not_ok = 0,
ab@2316: 	e1000_1000t_rx_status_ok,
ab@2316: 	e1000_1000t_rx_status_undefined = 0xFF
ab@2316: } e1000_1000t_rx_status;
ab@2316: 
ab@2316: typedef enum {
ab@2316:     e1000_phy_m88 = 0,
ab@2316:     e1000_phy_igp,
ab@2316:     e1000_phy_undefined = 0xFF
ab@2316: } e1000_phy_type;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_ms_hw_default = 0,
ab@2316: 	e1000_ms_force_master,
ab@2316: 	e1000_ms_force_slave,
ab@2316: 	e1000_ms_auto
ab@2316: } e1000_ms_type;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_ffe_config_enabled = 0,
ab@2316: 	e1000_ffe_config_active,
ab@2316: 	e1000_ffe_config_blocked
ab@2316: } e1000_ffe_config;
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_dsp_config_disabled = 0,
ab@2316: 	e1000_dsp_config_enabled,
ab@2316: 	e1000_dsp_config_activated,
ab@2316: 	e1000_dsp_config_undefined = 0xFF
ab@2316: } e1000_dsp_config;
ab@2316: 
ab@2316: struct e1000_phy_info {
ab@2316: 	e1000_cable_length cable_length;
ab@2316: 	e1000_10bt_ext_dist_enable extended_10bt_distance;
ab@2316: 	e1000_rev_polarity cable_polarity;
ab@2316: 	e1000_downshift downshift;
ab@2316: 	e1000_polarity_reversal polarity_correction;
ab@2316: 	e1000_auto_x_mode mdix_mode;
ab@2316: 	e1000_1000t_rx_status local_rx;
ab@2316: 	e1000_1000t_rx_status remote_rx;
ab@2316: };
ab@2316: 
ab@2316: struct e1000_phy_stats {
ab@2316: 	u32 idle_errors;
ab@2316: 	u32 receive_errors;
ab@2316: };
ab@2316: 
ab@2316: struct e1000_eeprom_info {
ab@2316: 	e1000_eeprom_type type;
ab@2316: 	u16 word_size;
ab@2316: 	u16 opcode_bits;
ab@2316: 	u16 address_bits;
ab@2316: 	u16 delay_usec;
ab@2316: 	u16 page_size;
ab@2316: };
ab@2316: 
ab@2316: /* Flex ASF Information */
ab@2316: #define E1000_HOST_IF_MAX_SIZE  2048
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_byte_align = 0,
ab@2316: 	e1000_word_align = 1,
ab@2316: 	e1000_dword_align = 2
ab@2316: } e1000_align_type;
ab@2316: 
ab@2316: /* Error Codes */
ab@2316: #define E1000_SUCCESS      0
ab@2316: #define E1000_ERR_EEPROM   1
ab@2316: #define E1000_ERR_PHY      2
ab@2316: #define E1000_ERR_CONFIG   3
ab@2316: #define E1000_ERR_PARAM    4
ab@2316: #define E1000_ERR_MAC_TYPE 5
ab@2316: #define E1000_ERR_PHY_TYPE 6
ab@2316: #define E1000_ERR_RESET   9
ab@2316: #define E1000_ERR_MASTER_REQUESTS_PENDING 10
ab@2316: #define E1000_ERR_HOST_INTERFACE_COMMAND 11
ab@2316: #define E1000_BLK_PHY_RESET   12
ab@2316: 
ab@2316: #define E1000_BYTE_SWAP_WORD(_value) ((((_value) & 0x00ff) << 8) | \
ab@2316:                                      (((_value) & 0xff00) >> 8))
ab@2316: 
ab@2316: /* Function prototypes */
ab@2316: /* Initialization */
ab@2316: s32 e1000_reset_hw(struct e1000_hw *hw);
ab@2316: s32 e1000_init_hw(struct e1000_hw *hw);
ab@2316: s32 e1000_set_mac_type(struct e1000_hw *hw);
ab@2316: void e1000_set_media_type(struct e1000_hw *hw);
ab@2316: 
ab@2316: /* Link Configuration */
ab@2316: s32 e1000_setup_link(struct e1000_hw *hw);
ab@2316: s32 e1000_phy_setup_autoneg(struct e1000_hw *hw);
ab@2316: void e1000_config_collision_dist(struct e1000_hw *hw);
ab@2316: s32 e1000_check_for_link(struct e1000_hw *hw);
ab@2316: s32 e1000_get_speed_and_duplex(struct e1000_hw *hw, u16 * speed, u16 * duplex);
ab@2316: s32 e1000_force_mac_fc(struct e1000_hw *hw);
ab@2316: 
ab@2316: /* PHY */
ab@2316: s32 e1000_read_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 * phy_data);
ab@2316: s32 e1000_write_phy_reg(struct e1000_hw *hw, u32 reg_addr, u16 data);
ab@2316: s32 e1000_phy_hw_reset(struct e1000_hw *hw);
ab@2316: s32 e1000_phy_reset(struct e1000_hw *hw);
ab@2316: s32 e1000_phy_get_info(struct e1000_hw *hw, struct e1000_phy_info *phy_info);
ab@2316: s32 e1000_validate_mdi_setting(struct e1000_hw *hw);
ab@2316: 
ab@2316: /* EEPROM Functions */
ab@2316: s32 e1000_init_eeprom_params(struct e1000_hw *hw);
ab@2316: 
ab@2316: /* MNG HOST IF functions */
ab@2316: u32 e1000_enable_mng_pass_thru(struct e1000_hw *hw);
ab@2316: 
ab@2316: #define E1000_MNG_DHCP_TX_PAYLOAD_CMD   64
ab@2316: #define E1000_HI_MAX_MNG_DATA_LENGTH    0x6F8	/* Host Interface data length */
ab@2316: 
ab@2316: #define E1000_MNG_DHCP_COMMAND_TIMEOUT  10	/* Time in ms to process MNG command */
ab@2316: #define E1000_MNG_DHCP_COOKIE_OFFSET    0x6F0	/* Cookie offset */
ab@2316: #define E1000_MNG_DHCP_COOKIE_LENGTH    0x10	/* Cookie length */
ab@2316: #define E1000_MNG_IAMT_MODE             0x3
ab@2316: #define E1000_MNG_ICH_IAMT_MODE         0x2
ab@2316: #define E1000_IAMT_SIGNATURE            0x544D4149	/* Intel(R) Active Management Technology signature */
ab@2316: 
ab@2316: #define E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT 0x1	/* DHCP parsing enabled */
ab@2316: #define E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT    0x2	/* DHCP parsing enabled */
ab@2316: #define E1000_VFTA_ENTRY_SHIFT                       0x5
ab@2316: #define E1000_VFTA_ENTRY_MASK                        0x7F
ab@2316: #define E1000_VFTA_ENTRY_BIT_SHIFT_MASK              0x1F
ab@2316: 
ab@2316: struct e1000_host_mng_command_header {
ab@2316: 	u8 command_id;
ab@2316: 	u8 checksum;
ab@2316: 	u16 reserved1;
ab@2316: 	u16 reserved2;
ab@2316: 	u16 command_length;
ab@2316: };
ab@2316: 
ab@2316: struct e1000_host_mng_command_info {
ab@2316: 	struct e1000_host_mng_command_header command_header;	/* Command Head/Command Result Head has 4 bytes */
ab@2316: 	u8 command_data[E1000_HI_MAX_MNG_DATA_LENGTH];	/* Command data can length 0..0x658 */
ab@2316: };
ab@2316: #ifdef __BIG_ENDIAN
ab@2316: struct e1000_host_mng_dhcp_cookie {
ab@2316: 	u32 signature;
ab@2316: 	u16 vlan_id;
ab@2316: 	u8 reserved0;
ab@2316: 	u8 status;
ab@2316: 	u32 reserved1;
ab@2316: 	u8 checksum;
ab@2316: 	u8 reserved3;
ab@2316: 	u16 reserved2;
ab@2316: };
ab@2316: #else
ab@2316: struct e1000_host_mng_dhcp_cookie {
ab@2316: 	u32 signature;
ab@2316: 	u8 status;
ab@2316: 	u8 reserved0;
ab@2316: 	u16 vlan_id;
ab@2316: 	u32 reserved1;
ab@2316: 	u16 reserved2;
ab@2316: 	u8 reserved3;
ab@2316: 	u8 checksum;
ab@2316: };
ab@2316: #endif
ab@2316: 
ab@2316: bool e1000_check_mng_mode(struct e1000_hw *hw);
ab@2316: s32 e1000_read_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);
ab@2316: s32 e1000_validate_eeprom_checksum(struct e1000_hw *hw);
ab@2316: s32 e1000_update_eeprom_checksum(struct e1000_hw *hw);
ab@2316: s32 e1000_write_eeprom(struct e1000_hw *hw, u16 reg, u16 words, u16 * data);
ab@2316: s32 e1000_read_mac_addr(struct e1000_hw *hw);
ab@2316: 
ab@2316: /* Filters (multicast, vlan, receive) */
ab@2316: u32 e1000_hash_mc_addr(struct e1000_hw *hw, u8 * mc_addr);
ab@2316: void e1000_mta_set(struct e1000_hw *hw, u32 hash_value);
ab@2316: void e1000_rar_set(struct e1000_hw *hw, u8 * mc_addr, u32 rar_index);
ab@2316: void e1000_write_vfta(struct e1000_hw *hw, u32 offset, u32 value);
ab@2316: 
ab@2316: /* LED functions */
ab@2316: s32 e1000_setup_led(struct e1000_hw *hw);
ab@2316: s32 e1000_cleanup_led(struct e1000_hw *hw);
ab@2316: s32 e1000_led_on(struct e1000_hw *hw);
ab@2316: s32 e1000_led_off(struct e1000_hw *hw);
ab@2316: s32 e1000_blink_led_start(struct e1000_hw *hw);
ab@2316: 
ab@2316: /* Adaptive IFS Functions */
ab@2316: 
ab@2316: /* Everything else */
ab@2316: void e1000_reset_adaptive(struct e1000_hw *hw);
ab@2316: void e1000_update_adaptive(struct e1000_hw *hw);
ab@2316: void e1000_tbi_adjust_stats(struct e1000_hw *hw, struct e1000_hw_stats *stats,
ab@2316: 			    u32 frame_len, u8 * mac_addr);
ab@2316: void e1000_get_bus_info(struct e1000_hw *hw);
ab@2316: void e1000_pci_set_mwi(struct e1000_hw *hw);
ab@2316: void e1000_pci_clear_mwi(struct e1000_hw *hw);
ab@2316: void e1000_pcix_set_mmrbc(struct e1000_hw *hw, int mmrbc);
ab@2316: int e1000_pcix_get_mmrbc(struct e1000_hw *hw);
ab@2316: /* Port I/O is only supported on 82544 and newer */
ab@2316: void e1000_io_write(struct e1000_hw *hw, unsigned long port, u32 value);
ab@2316: 
ab@2316: #define E1000_READ_REG_IO(a, reg) \
ab@2316:     e1000_read_reg_io((a), E1000_##reg)
ab@2316: #define E1000_WRITE_REG_IO(a, reg, val) \
ab@2316:     e1000_write_reg_io((a), E1000_##reg, val)
ab@2316: 
ab@2316: /* PCI Device IDs */
ab@2316: #define E1000_DEV_ID_82542               0x1000
ab@2316: #define E1000_DEV_ID_82543GC_FIBER       0x1001
ab@2316: #define E1000_DEV_ID_82543GC_COPPER      0x1004
ab@2316: #define E1000_DEV_ID_82544EI_COPPER      0x1008
ab@2316: #define E1000_DEV_ID_82544EI_FIBER       0x1009
ab@2316: #define E1000_DEV_ID_82544GC_COPPER      0x100C
ab@2316: #define E1000_DEV_ID_82544GC_LOM         0x100D
ab@2316: #define E1000_DEV_ID_82540EM             0x100E
ab@2316: #define E1000_DEV_ID_82540EM_LOM         0x1015
ab@2316: #define E1000_DEV_ID_82540EP_LOM         0x1016
ab@2316: #define E1000_DEV_ID_82540EP             0x1017
ab@2316: #define E1000_DEV_ID_82540EP_LP          0x101E
ab@2316: #define E1000_DEV_ID_82545EM_COPPER      0x100F
ab@2316: #define E1000_DEV_ID_82545EM_FIBER       0x1011
ab@2316: #define E1000_DEV_ID_82545GM_COPPER      0x1026
ab@2316: #define E1000_DEV_ID_82545GM_FIBER       0x1027
ab@2316: #define E1000_DEV_ID_82545GM_SERDES      0x1028
ab@2316: #define E1000_DEV_ID_82546EB_COPPER      0x1010
ab@2316: #define E1000_DEV_ID_82546EB_FIBER       0x1012
ab@2316: #define E1000_DEV_ID_82546EB_QUAD_COPPER 0x101D
ab@2316: #define E1000_DEV_ID_82541EI             0x1013
ab@2316: #define E1000_DEV_ID_82541EI_MOBILE      0x1018
ab@2316: #define E1000_DEV_ID_82541ER_LOM         0x1014
ab@2316: #define E1000_DEV_ID_82541ER             0x1078
ab@2316: #define E1000_DEV_ID_82547GI             0x1075
ab@2316: #define E1000_DEV_ID_82541GI             0x1076
ab@2316: #define E1000_DEV_ID_82541GI_MOBILE      0x1077
ab@2316: #define E1000_DEV_ID_82541GI_LF          0x107C
ab@2316: #define E1000_DEV_ID_82546GB_COPPER      0x1079
ab@2316: #define E1000_DEV_ID_82546GB_FIBER       0x107A
ab@2316: #define E1000_DEV_ID_82546GB_SERDES      0x107B
ab@2316: #define E1000_DEV_ID_82546GB_PCIE        0x108A
ab@2316: #define E1000_DEV_ID_82546GB_QUAD_COPPER 0x1099
ab@2316: #define E1000_DEV_ID_82547EI             0x1019
ab@2316: #define E1000_DEV_ID_82547EI_MOBILE      0x101A
ab@2316: #define E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3 0x10B5
ab@2316: 
ab@2316: #define NODE_ADDRESS_SIZE 6
ab@2316: #define ETH_LENGTH_OF_ADDRESS 6
ab@2316: 
ab@2316: /* MAC decode size is 128K - This is the size of BAR0 */
ab@2316: #define MAC_DECODE_SIZE (128 * 1024)
ab@2316: 
ab@2316: #define E1000_82542_2_0_REV_ID 2
ab@2316: #define E1000_82542_2_1_REV_ID 3
ab@2316: #define E1000_REVISION_0       0
ab@2316: #define E1000_REVISION_1       1
ab@2316: #define E1000_REVISION_2       2
ab@2316: #define E1000_REVISION_3       3
ab@2316: 
ab@2316: #define SPEED_10    10
ab@2316: #define SPEED_100   100
ab@2316: #define SPEED_1000  1000
ab@2316: #define HALF_DUPLEX 1
ab@2316: #define FULL_DUPLEX 2
ab@2316: 
ab@2316: /* The sizes (in bytes) of a ethernet packet */
ab@2316: #define ENET_HEADER_SIZE             14
ab@2316: #define MINIMUM_ETHERNET_FRAME_SIZE  64	/* With FCS */
ab@2316: #define ETHERNET_FCS_SIZE            4
ab@2316: #define MINIMUM_ETHERNET_PACKET_SIZE \
ab@2316:     (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)
ab@2316: #define CRC_LENGTH                   ETHERNET_FCS_SIZE
ab@2316: #define MAX_JUMBO_FRAME_SIZE         0x3F00
ab@2316: 
ab@2316: /* 802.1q VLAN Packet Sizes */
ab@2316: #define VLAN_TAG_SIZE  4	/* 802.3ac tag (not DMAed) */
ab@2316: 
ab@2316: /* Ethertype field values */
ab@2316: #define ETHERNET_IEEE_VLAN_TYPE 0x8100	/* 802.3ac packet */
ab@2316: #define ETHERNET_IP_TYPE        0x0800	/* IP packets */
ab@2316: #define ETHERNET_ARP_TYPE       0x0806	/* Address Resolution Protocol (ARP) */
ab@2316: 
ab@2316: /* Packet Header defines */
ab@2316: #define IP_PROTOCOL_TCP    6
ab@2316: #define IP_PROTOCOL_UDP    0x11
ab@2316: 
ab@2316: /* This defines the bits that are set in the Interrupt Mask
ab@2316:  * Set/Read Register.  Each bit is documented below:
ab@2316:  *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
ab@2316:  *   o RXSEQ  = Receive Sequence Error
ab@2316:  */
ab@2316: #define POLL_IMS_ENABLE_MASK ( \
ab@2316:     E1000_IMS_RXDMT0 |         \
ab@2316:     E1000_IMS_RXSEQ)
ab@2316: 
ab@2316: /* This defines the bits that are set in the Interrupt Mask
ab@2316:  * Set/Read Register.  Each bit is documented below:
ab@2316:  *   o RXT0   = Receiver Timer Interrupt (ring 0)
ab@2316:  *   o TXDW   = Transmit Descriptor Written Back
ab@2316:  *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
ab@2316:  *   o RXSEQ  = Receive Sequence Error
ab@2316:  *   o LSC    = Link Status Change
ab@2316:  */
ab@2316: #define IMS_ENABLE_MASK ( \
ab@2316:     E1000_IMS_RXT0   |    \
ab@2316:     E1000_IMS_TXDW   |    \
ab@2316:     E1000_IMS_RXDMT0 |    \
ab@2316:     E1000_IMS_RXSEQ  |    \
ab@2316:     E1000_IMS_LSC)
ab@2316: 
ab@2316: /* Number of high/low register pairs in the RAR. The RAR (Receive Address
ab@2316:  * Registers) holds the directed and multicast addresses that we monitor. We
ab@2316:  * reserve one of these spots for our directed address, allowing us room for
ab@2316:  * E1000_RAR_ENTRIES - 1 multicast addresses.
ab@2316:  */
ab@2316: #define E1000_RAR_ENTRIES 15
ab@2316: 
ab@2316: #define MIN_NUMBER_OF_DESCRIPTORS  8
ab@2316: #define MAX_NUMBER_OF_DESCRIPTORS  0xFFF8
ab@2316: 
ab@2316: /* Receive Descriptor */
ab@2316: struct e1000_rx_desc {
ab@2316: 	__le64 buffer_addr;	/* Address of the descriptor's data buffer */
ab@2316: 	__le16 length;		/* Length of data DMAed into data buffer */
ab@2316: 	__le16 csum;		/* Packet checksum */
ab@2316: 	u8 status;		/* Descriptor status */
ab@2316: 	u8 errors;		/* Descriptor Errors */
ab@2316: 	__le16 special;
ab@2316: };
ab@2316: 
ab@2316: /* Receive Descriptor - Extended */
ab@2316: union e1000_rx_desc_extended {
ab@2316: 	struct {
ab@2316: 		__le64 buffer_addr;
ab@2316: 		__le64 reserved;
ab@2316: 	} read;
ab@2316: 	struct {
ab@2316: 		struct {
ab@2316: 			__le32 mrq;	/* Multiple Rx Queues */
ab@2316: 			union {
ab@2316: 				__le32 rss;	/* RSS Hash */
ab@2316: 				struct {
ab@2316: 					__le16 ip_id;	/* IP id */
ab@2316: 					__le16 csum;	/* Packet Checksum */
ab@2316: 				} csum_ip;
ab@2316: 			} hi_dword;
ab@2316: 		} lower;
ab@2316: 		struct {
ab@2316: 			__le32 status_error;	/* ext status/error */
ab@2316: 			__le16 length;
ab@2316: 			__le16 vlan;	/* VLAN tag */
ab@2316: 		} upper;
ab@2316: 	} wb;			/* writeback */
ab@2316: };
ab@2316: 
ab@2316: #define MAX_PS_BUFFERS 4
ab@2316: /* Receive Descriptor - Packet Split */
ab@2316: union e1000_rx_desc_packet_split {
ab@2316: 	struct {
ab@2316: 		/* one buffer for protocol header(s), three data buffers */
ab@2316: 		__le64 buffer_addr[MAX_PS_BUFFERS];
ab@2316: 	} read;
ab@2316: 	struct {
ab@2316: 		struct {
ab@2316: 			__le32 mrq;	/* Multiple Rx Queues */
ab@2316: 			union {
ab@2316: 				__le32 rss;	/* RSS Hash */
ab@2316: 				struct {
ab@2316: 					__le16 ip_id;	/* IP id */
ab@2316: 					__le16 csum;	/* Packet Checksum */
ab@2316: 				} csum_ip;
ab@2316: 			} hi_dword;
ab@2316: 		} lower;
ab@2316: 		struct {
ab@2316: 			__le32 status_error;	/* ext status/error */
ab@2316: 			__le16 length0;	/* length of buffer 0 */
ab@2316: 			__le16 vlan;	/* VLAN tag */
ab@2316: 		} middle;
ab@2316: 		struct {
ab@2316: 			__le16 header_status;
ab@2316: 			__le16 length[3];	/* length of buffers 1-3 */
ab@2316: 		} upper;
ab@2316: 		__le64 reserved;
ab@2316: 	} wb;			/* writeback */
ab@2316: };
ab@2316: 
ab@2316: /* Receive Descriptor bit definitions */
ab@2316: #define E1000_RXD_STAT_DD       0x01	/* Descriptor Done */
ab@2316: #define E1000_RXD_STAT_EOP      0x02	/* End of Packet */
ab@2316: #define E1000_RXD_STAT_IXSM     0x04	/* Ignore checksum */
ab@2316: #define E1000_RXD_STAT_VP       0x08	/* IEEE VLAN Packet */
ab@2316: #define E1000_RXD_STAT_UDPCS    0x10	/* UDP xsum calculated */
ab@2316: #define E1000_RXD_STAT_TCPCS    0x20	/* TCP xsum calculated */
ab@2316: #define E1000_RXD_STAT_IPCS     0x40	/* IP xsum calculated */
ab@2316: #define E1000_RXD_STAT_PIF      0x80	/* passed in-exact filter */
ab@2316: #define E1000_RXD_STAT_IPIDV    0x200	/* IP identification valid */
ab@2316: #define E1000_RXD_STAT_UDPV     0x400	/* Valid UDP checksum */
ab@2316: #define E1000_RXD_STAT_ACK      0x8000	/* ACK Packet indication */
ab@2316: #define E1000_RXD_ERR_CE        0x01	/* CRC Error */
ab@2316: #define E1000_RXD_ERR_SE        0x02	/* Symbol Error */
ab@2316: #define E1000_RXD_ERR_SEQ       0x04	/* Sequence Error */
ab@2316: #define E1000_RXD_ERR_CXE       0x10	/* Carrier Extension Error */
ab@2316: #define E1000_RXD_ERR_TCPE      0x20	/* TCP/UDP Checksum Error */
ab@2316: #define E1000_RXD_ERR_IPE       0x40	/* IP Checksum Error */
ab@2316: #define E1000_RXD_ERR_RXE       0x80	/* Rx Data Error */
ab@2316: #define E1000_RXD_SPC_VLAN_MASK 0x0FFF	/* VLAN ID is in lower 12 bits */
ab@2316: #define E1000_RXD_SPC_PRI_MASK  0xE000	/* Priority is in upper 3 bits */
ab@2316: #define E1000_RXD_SPC_PRI_SHIFT 13
ab@2316: #define E1000_RXD_SPC_CFI_MASK  0x1000	/* CFI is bit 12 */
ab@2316: #define E1000_RXD_SPC_CFI_SHIFT 12
ab@2316: 
ab@2316: #define E1000_RXDEXT_STATERR_CE    0x01000000
ab@2316: #define E1000_RXDEXT_STATERR_SE    0x02000000
ab@2316: #define E1000_RXDEXT_STATERR_SEQ   0x04000000
ab@2316: #define E1000_RXDEXT_STATERR_CXE   0x10000000
ab@2316: #define E1000_RXDEXT_STATERR_TCPE  0x20000000
ab@2316: #define E1000_RXDEXT_STATERR_IPE   0x40000000
ab@2316: #define E1000_RXDEXT_STATERR_RXE   0x80000000
ab@2316: 
ab@2316: #define E1000_RXDPS_HDRSTAT_HDRSP        0x00008000
ab@2316: #define E1000_RXDPS_HDRSTAT_HDRLEN_MASK  0x000003FF
ab@2316: 
ab@2316: /* mask to determine if packets should be dropped due to frame errors */
ab@2316: #define E1000_RXD_ERR_FRAME_ERR_MASK ( \
ab@2316:     E1000_RXD_ERR_CE  |                \
ab@2316:     E1000_RXD_ERR_SE  |                \
ab@2316:     E1000_RXD_ERR_SEQ |                \
ab@2316:     E1000_RXD_ERR_CXE |                \
ab@2316:     E1000_RXD_ERR_RXE)
ab@2316: 
ab@2316: /* Same mask, but for extended and packet split descriptors */
ab@2316: #define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \
ab@2316:     E1000_RXDEXT_STATERR_CE  |            \
ab@2316:     E1000_RXDEXT_STATERR_SE  |            \
ab@2316:     E1000_RXDEXT_STATERR_SEQ |            \
ab@2316:     E1000_RXDEXT_STATERR_CXE |            \
ab@2316:     E1000_RXDEXT_STATERR_RXE)
ab@2316: 
ab@2316: /* Transmit Descriptor */
ab@2316: struct e1000_tx_desc {
ab@2316: 	__le64 buffer_addr;	/* Address of the descriptor's data buffer */
ab@2316: 	union {
ab@2316: 		__le32 data;
ab@2316: 		struct {
ab@2316: 			__le16 length;	/* Data buffer length */
ab@2316: 			u8 cso;	/* Checksum offset */
ab@2316: 			u8 cmd;	/* Descriptor control */
ab@2316: 		} flags;
ab@2316: 	} lower;
ab@2316: 	union {
ab@2316: 		__le32 data;
ab@2316: 		struct {
ab@2316: 			u8 status;	/* Descriptor status */
ab@2316: 			u8 css;	/* Checksum start */
ab@2316: 			__le16 special;
ab@2316: 		} fields;
ab@2316: 	} upper;
ab@2316: };
ab@2316: 
ab@2316: /* Transmit Descriptor bit definitions */
ab@2316: #define E1000_TXD_DTYP_D     0x00100000	/* Data Descriptor */
ab@2316: #define E1000_TXD_DTYP_C     0x00000000	/* Context Descriptor */
ab@2316: #define E1000_TXD_POPTS_IXSM 0x01	/* Insert IP checksum */
ab@2316: #define E1000_TXD_POPTS_TXSM 0x02	/* Insert TCP/UDP checksum */
ab@2316: #define E1000_TXD_CMD_EOP    0x01000000	/* End of Packet */
ab@2316: #define E1000_TXD_CMD_IFCS   0x02000000	/* Insert FCS (Ethernet CRC) */
ab@2316: #define E1000_TXD_CMD_IC     0x04000000	/* Insert Checksum */
ab@2316: #define E1000_TXD_CMD_RS     0x08000000	/* Report Status */
ab@2316: #define E1000_TXD_CMD_RPS    0x10000000	/* Report Packet Sent */
ab@2316: #define E1000_TXD_CMD_DEXT   0x20000000	/* Descriptor extension (0 = legacy) */
ab@2316: #define E1000_TXD_CMD_VLE    0x40000000	/* Add VLAN tag */
ab@2316: #define E1000_TXD_CMD_IDE    0x80000000	/* Enable Tidv register */
ab@2316: #define E1000_TXD_STAT_DD    0x00000001	/* Descriptor Done */
ab@2316: #define E1000_TXD_STAT_EC    0x00000002	/* Excess Collisions */
ab@2316: #define E1000_TXD_STAT_LC    0x00000004	/* Late Collisions */
ab@2316: #define E1000_TXD_STAT_TU    0x00000008	/* Transmit underrun */
ab@2316: #define E1000_TXD_CMD_TCP    0x01000000	/* TCP packet */
ab@2316: #define E1000_TXD_CMD_IP     0x02000000	/* IP packet */
ab@2316: #define E1000_TXD_CMD_TSE    0x04000000	/* TCP Seg enable */
ab@2316: #define E1000_TXD_STAT_TC    0x00000004	/* Tx Underrun */
ab@2316: 
ab@2316: /* Offload Context Descriptor */
ab@2316: struct e1000_context_desc {
ab@2316: 	union {
ab@2316: 		__le32 ip_config;
ab@2316: 		struct {
ab@2316: 			u8 ipcss;	/* IP checksum start */
ab@2316: 			u8 ipcso;	/* IP checksum offset */
ab@2316: 			__le16 ipcse;	/* IP checksum end */
ab@2316: 		} ip_fields;
ab@2316: 	} lower_setup;
ab@2316: 	union {
ab@2316: 		__le32 tcp_config;
ab@2316: 		struct {
ab@2316: 			u8 tucss;	/* TCP checksum start */
ab@2316: 			u8 tucso;	/* TCP checksum offset */
ab@2316: 			__le16 tucse;	/* TCP checksum end */
ab@2316: 		} tcp_fields;
ab@2316: 	} upper_setup;
ab@2316: 	__le32 cmd_and_length;	/* */
ab@2316: 	union {
ab@2316: 		__le32 data;
ab@2316: 		struct {
ab@2316: 			u8 status;	/* Descriptor status */
ab@2316: 			u8 hdr_len;	/* Header length */
ab@2316: 			__le16 mss;	/* Maximum segment size */
ab@2316: 		} fields;
ab@2316: 	} tcp_seg_setup;
ab@2316: };
ab@2316: 
ab@2316: /* Offload data descriptor */
ab@2316: struct e1000_data_desc {
ab@2316: 	__le64 buffer_addr;	/* Address of the descriptor's buffer address */
ab@2316: 	union {
ab@2316: 		__le32 data;
ab@2316: 		struct {
ab@2316: 			__le16 length;	/* Data buffer length */
ab@2316: 			u8 typ_len_ext;	/* */
ab@2316: 			u8 cmd;	/* */
ab@2316: 		} flags;
ab@2316: 	} lower;
ab@2316: 	union {
ab@2316: 		__le32 data;
ab@2316: 		struct {
ab@2316: 			u8 status;	/* Descriptor status */
ab@2316: 			u8 popts;	/* Packet Options */
ab@2316: 			__le16 special;	/* */
ab@2316: 		} fields;
ab@2316: 	} upper;
ab@2316: };
ab@2316: 
ab@2316: /* Filters */
ab@2316: #define E1000_NUM_UNICAST          16	/* Unicast filter entries */
ab@2316: #define E1000_MC_TBL_SIZE          128	/* Multicast Filter Table (4096 bits) */
ab@2316: #define E1000_VLAN_FILTER_TBL_SIZE 128	/* VLAN Filter Table (4096 bits) */
ab@2316: 
ab@2316: /* Receive Address Register */
ab@2316: struct e1000_rar {
ab@2316: 	volatile __le32 low;	/* receive address low */
ab@2316: 	volatile __le32 high;	/* receive address high */
ab@2316: };
ab@2316: 
ab@2316: /* Number of entries in the Multicast Table Array (MTA). */
ab@2316: #define E1000_NUM_MTA_REGISTERS 128
ab@2316: 
ab@2316: /* IPv4 Address Table Entry */
ab@2316: struct e1000_ipv4_at_entry {
ab@2316: 	volatile u32 ipv4_addr;	/* IP Address (RW) */
ab@2316: 	volatile u32 reserved;
ab@2316: };
ab@2316: 
ab@2316: /* Four wakeup IP addresses are supported */
ab@2316: #define E1000_WAKEUP_IP_ADDRESS_COUNT_MAX 4
ab@2316: #define E1000_IP4AT_SIZE                  E1000_WAKEUP_IP_ADDRESS_COUNT_MAX
ab@2316: #define E1000_IP6AT_SIZE                  1
ab@2316: 
ab@2316: /* IPv6 Address Table Entry */
ab@2316: struct e1000_ipv6_at_entry {
ab@2316: 	volatile u8 ipv6_addr[16];
ab@2316: };
ab@2316: 
ab@2316: /* Flexible Filter Length Table Entry */
ab@2316: struct e1000_fflt_entry {
ab@2316: 	volatile u32 length;	/* Flexible Filter Length (RW) */
ab@2316: 	volatile u32 reserved;
ab@2316: };
ab@2316: 
ab@2316: /* Flexible Filter Mask Table Entry */
ab@2316: struct e1000_ffmt_entry {
ab@2316: 	volatile u32 mask;	/* Flexible Filter Mask (RW) */
ab@2316: 	volatile u32 reserved;
ab@2316: };
ab@2316: 
ab@2316: /* Flexible Filter Value Table Entry */
ab@2316: struct e1000_ffvt_entry {
ab@2316: 	volatile u32 value;	/* Flexible Filter Value (RW) */
ab@2316: 	volatile u32 reserved;
ab@2316: };
ab@2316: 
ab@2316: /* Four Flexible Filters are supported */
ab@2316: #define E1000_FLEXIBLE_FILTER_COUNT_MAX 4
ab@2316: 
ab@2316: /* Each Flexible Filter is at most 128 (0x80) bytes in length */
ab@2316: #define E1000_FLEXIBLE_FILTER_SIZE_MAX  128
ab@2316: 
ab@2316: #define E1000_FFLT_SIZE E1000_FLEXIBLE_FILTER_COUNT_MAX
ab@2316: #define E1000_FFMT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX
ab@2316: #define E1000_FFVT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX
ab@2316: 
ab@2316: #define E1000_DISABLE_SERDES_LOOPBACK   0x0400
ab@2316: 
ab@2316: /* Register Set. (82543, 82544)
ab@2316:  *
ab@2316:  * Registers are defined to be 32 bits and  should be accessed as 32 bit values.
ab@2316:  * These registers are physically located on the NIC, but are mapped into the
ab@2316:  * host memory address space.
ab@2316:  *
ab@2316:  * RW - register is both readable and writable
ab@2316:  * RO - register is read only
ab@2316:  * WO - register is write only
ab@2316:  * R/clr - register is read only and is cleared when read
ab@2316:  * A - register array
ab@2316:  */
ab@2316: #define E1000_CTRL     0x00000	/* Device Control - RW */
ab@2316: #define E1000_CTRL_DUP 0x00004	/* Device Control Duplicate (Shadow) - RW */
ab@2316: #define E1000_STATUS   0x00008	/* Device Status - RO */
ab@2316: #define E1000_EECD     0x00010	/* EEPROM/Flash Control - RW */
ab@2316: #define E1000_EERD     0x00014	/* EEPROM Read - RW */
ab@2316: #define E1000_CTRL_EXT 0x00018	/* Extended Device Control - RW */
ab@2316: #define E1000_FLA      0x0001C	/* Flash Access - RW */
ab@2316: #define E1000_MDIC     0x00020	/* MDI Control - RW */
ab@2316: #define E1000_SCTL     0x00024	/* SerDes Control - RW */
ab@2316: #define E1000_FEXTNVM  0x00028	/* Future Extended NVM register */
ab@2316: #define E1000_FCAL     0x00028	/* Flow Control Address Low - RW */
ab@2316: #define E1000_FCAH     0x0002C	/* Flow Control Address High -RW */
ab@2316: #define E1000_FCT      0x00030	/* Flow Control Type - RW */
ab@2316: #define E1000_VET      0x00038	/* VLAN Ether Type - RW */
ab@2316: #define E1000_ICR      0x000C0	/* Interrupt Cause Read - R/clr */
ab@2316: #define E1000_ITR      0x000C4	/* Interrupt Throttling Rate - RW */
ab@2316: #define E1000_ICS      0x000C8	/* Interrupt Cause Set - WO */
ab@2316: #define E1000_IMS      0x000D0	/* Interrupt Mask Set - RW */
ab@2316: #define E1000_IMC      0x000D8	/* Interrupt Mask Clear - WO */
ab@2316: #define E1000_IAM      0x000E0	/* Interrupt Acknowledge Auto Mask */
ab@2316: #define E1000_RCTL     0x00100	/* RX Control - RW */
ab@2316: #define E1000_RDTR1    0x02820	/* RX Delay Timer (1) - RW */
ab@2316: #define E1000_RDBAL1   0x02900	/* RX Descriptor Base Address Low (1) - RW */
ab@2316: #define E1000_RDBAH1   0x02904	/* RX Descriptor Base Address High (1) - RW */
ab@2316: #define E1000_RDLEN1   0x02908	/* RX Descriptor Length (1) - RW */
ab@2316: #define E1000_RDH1     0x02910	/* RX Descriptor Head (1) - RW */
ab@2316: #define E1000_RDT1     0x02918	/* RX Descriptor Tail (1) - RW */
ab@2316: #define E1000_FCTTV    0x00170	/* Flow Control Transmit Timer Value - RW */
ab@2316: #define E1000_TXCW     0x00178	/* TX Configuration Word - RW */
ab@2316: #define E1000_RXCW     0x00180	/* RX Configuration Word - RO */
ab@2316: #define E1000_TCTL     0x00400	/* TX Control - RW */
ab@2316: #define E1000_TCTL_EXT 0x00404	/* Extended TX Control - RW */
ab@2316: #define E1000_TIPG     0x00410	/* TX Inter-packet gap -RW */
ab@2316: #define E1000_TBT      0x00448	/* TX Burst Timer - RW */
ab@2316: #define E1000_AIT      0x00458	/* Adaptive Interframe Spacing Throttle - RW */
ab@2316: #define E1000_LEDCTL   0x00E00	/* LED Control - RW */
ab@2316: #define E1000_EXTCNF_CTRL  0x00F00	/* Extended Configuration Control */
ab@2316: #define E1000_EXTCNF_SIZE  0x00F08	/* Extended Configuration Size */
ab@2316: #define E1000_PHY_CTRL     0x00F10	/* PHY Control Register in CSR */
ab@2316: #define FEXTNVM_SW_CONFIG  0x0001
ab@2316: #define E1000_PBA      0x01000	/* Packet Buffer Allocation - RW */
ab@2316: #define E1000_PBS      0x01008	/* Packet Buffer Size */
ab@2316: #define E1000_EEMNGCTL 0x01010	/* MNG EEprom Control */
ab@2316: #define E1000_FLASH_UPDATES 1000
ab@2316: #define E1000_EEARBC   0x01024	/* EEPROM Auto Read Bus Control */
ab@2316: #define E1000_FLASHT   0x01028	/* FLASH Timer Register */
ab@2316: #define E1000_EEWR     0x0102C	/* EEPROM Write Register - RW */
ab@2316: #define E1000_FLSWCTL  0x01030	/* FLASH control register */
ab@2316: #define E1000_FLSWDATA 0x01034	/* FLASH data register */
ab@2316: #define E1000_FLSWCNT  0x01038	/* FLASH Access Counter */
ab@2316: #define E1000_FLOP     0x0103C	/* FLASH Opcode Register */
ab@2316: #define E1000_ERT      0x02008	/* Early Rx Threshold - RW */
ab@2316: #define E1000_FCRTL    0x02160	/* Flow Control Receive Threshold Low - RW */
ab@2316: #define E1000_FCRTH    0x02168	/* Flow Control Receive Threshold High - RW */
ab@2316: #define E1000_PSRCTL   0x02170	/* Packet Split Receive Control - RW */
ab@2316: #define E1000_RDBAL    0x02800	/* RX Descriptor Base Address Low - RW */
ab@2316: #define E1000_RDBAH    0x02804	/* RX Descriptor Base Address High - RW */
ab@2316: #define E1000_RDLEN    0x02808	/* RX Descriptor Length - RW */
ab@2316: #define E1000_RDH      0x02810	/* RX Descriptor Head - RW */
ab@2316: #define E1000_RDT      0x02818	/* RX Descriptor Tail - RW */
ab@2316: #define E1000_RDTR     0x02820	/* RX Delay Timer - RW */
ab@2316: #define E1000_RDBAL0   E1000_RDBAL	/* RX Desc Base Address Low (0) - RW */
ab@2316: #define E1000_RDBAH0   E1000_RDBAH	/* RX Desc Base Address High (0) - RW */
ab@2316: #define E1000_RDLEN0   E1000_RDLEN	/* RX Desc Length (0) - RW */
ab@2316: #define E1000_RDH0     E1000_RDH	/* RX Desc Head (0) - RW */
ab@2316: #define E1000_RDT0     E1000_RDT	/* RX Desc Tail (0) - RW */
ab@2316: #define E1000_RDTR0    E1000_RDTR	/* RX Delay Timer (0) - RW */
ab@2316: #define E1000_RXDCTL   0x02828	/* RX Descriptor Control queue 0 - RW */
ab@2316: #define E1000_RXDCTL1  0x02928	/* RX Descriptor Control queue 1 - RW */
ab@2316: #define E1000_RADV     0x0282C	/* RX Interrupt Absolute Delay Timer - RW */
ab@2316: #define E1000_RSRPD    0x02C00	/* RX Small Packet Detect - RW */
ab@2316: #define E1000_RAID     0x02C08	/* Receive Ack Interrupt Delay - RW */
ab@2316: #define E1000_TXDMAC   0x03000	/* TX DMA Control - RW */
ab@2316: #define E1000_KABGTXD  0x03004	/* AFE Band Gap Transmit Ref Data */
ab@2316: #define E1000_TDFH     0x03410	/* TX Data FIFO Head - RW */
ab@2316: #define E1000_TDFT     0x03418	/* TX Data FIFO Tail - RW */
ab@2316: #define E1000_TDFHS    0x03420	/* TX Data FIFO Head Saved - RW */
ab@2316: #define E1000_TDFTS    0x03428	/* TX Data FIFO Tail Saved - RW */
ab@2316: #define E1000_TDFPC    0x03430	/* TX Data FIFO Packet Count - RW */
ab@2316: #define E1000_TDBAL    0x03800	/* TX Descriptor Base Address Low - RW */
ab@2316: #define E1000_TDBAH    0x03804	/* TX Descriptor Base Address High - RW */
ab@2316: #define E1000_TDLEN    0x03808	/* TX Descriptor Length - RW */
ab@2316: #define E1000_TDH      0x03810	/* TX Descriptor Head - RW */
ab@2316: #define E1000_TDT      0x03818	/* TX Descripotr Tail - RW */
ab@2316: #define E1000_TIDV     0x03820	/* TX Interrupt Delay Value - RW */
ab@2316: #define E1000_TXDCTL   0x03828	/* TX Descriptor Control - RW */
ab@2316: #define E1000_TADV     0x0382C	/* TX Interrupt Absolute Delay Val - RW */
ab@2316: #define E1000_TSPMT    0x03830	/* TCP Segmentation PAD & Min Threshold - RW */
ab@2316: #define E1000_TARC0    0x03840	/* TX Arbitration Count (0) */
ab@2316: #define E1000_TDBAL1   0x03900	/* TX Desc Base Address Low (1) - RW */
ab@2316: #define E1000_TDBAH1   0x03904	/* TX Desc Base Address High (1) - RW */
ab@2316: #define E1000_TDLEN1   0x03908	/* TX Desc Length (1) - RW */
ab@2316: #define E1000_TDH1     0x03910	/* TX Desc Head (1) - RW */
ab@2316: #define E1000_TDT1     0x03918	/* TX Desc Tail (1) - RW */
ab@2316: #define E1000_TXDCTL1  0x03928	/* TX Descriptor Control (1) - RW */
ab@2316: #define E1000_TARC1    0x03940	/* TX Arbitration Count (1) */
ab@2316: #define E1000_CRCERRS  0x04000	/* CRC Error Count - R/clr */
ab@2316: #define E1000_ALGNERRC 0x04004	/* Alignment Error Count - R/clr */
ab@2316: #define E1000_SYMERRS  0x04008	/* Symbol Error Count - R/clr */
ab@2316: #define E1000_RXERRC   0x0400C	/* Receive Error Count - R/clr */
ab@2316: #define E1000_MPC      0x04010	/* Missed Packet Count - R/clr */
ab@2316: #define E1000_SCC      0x04014	/* Single Collision Count - R/clr */
ab@2316: #define E1000_ECOL     0x04018	/* Excessive Collision Count - R/clr */
ab@2316: #define E1000_MCC      0x0401C	/* Multiple Collision Count - R/clr */
ab@2316: #define E1000_LATECOL  0x04020	/* Late Collision Count - R/clr */
ab@2316: #define E1000_COLC     0x04028	/* Collision Count - R/clr */
ab@2316: #define E1000_DC       0x04030	/* Defer Count - R/clr */
ab@2316: #define E1000_TNCRS    0x04034	/* TX-No CRS - R/clr */
ab@2316: #define E1000_SEC      0x04038	/* Sequence Error Count - R/clr */
ab@2316: #define E1000_CEXTERR  0x0403C	/* Carrier Extension Error Count - R/clr */
ab@2316: #define E1000_RLEC     0x04040	/* Receive Length Error Count - R/clr */
ab@2316: #define E1000_XONRXC   0x04048	/* XON RX Count - R/clr */
ab@2316: #define E1000_XONTXC   0x0404C	/* XON TX Count - R/clr */
ab@2316: #define E1000_XOFFRXC  0x04050	/* XOFF RX Count - R/clr */
ab@2316: #define E1000_XOFFTXC  0x04054	/* XOFF TX Count - R/clr */
ab@2316: #define E1000_FCRUC    0x04058	/* Flow Control RX Unsupported Count- R/clr */
ab@2316: #define E1000_PRC64    0x0405C	/* Packets RX (64 bytes) - R/clr */
ab@2316: #define E1000_PRC127   0x04060	/* Packets RX (65-127 bytes) - R/clr */
ab@2316: #define E1000_PRC255   0x04064	/* Packets RX (128-255 bytes) - R/clr */
ab@2316: #define E1000_PRC511   0x04068	/* Packets RX (255-511 bytes) - R/clr */
ab@2316: #define E1000_PRC1023  0x0406C	/* Packets RX (512-1023 bytes) - R/clr */
ab@2316: #define E1000_PRC1522  0x04070	/* Packets RX (1024-1522 bytes) - R/clr */
ab@2316: #define E1000_GPRC     0x04074	/* Good Packets RX Count - R/clr */
ab@2316: #define E1000_BPRC     0x04078	/* Broadcast Packets RX Count - R/clr */
ab@2316: #define E1000_MPRC     0x0407C	/* Multicast Packets RX Count - R/clr */
ab@2316: #define E1000_GPTC     0x04080	/* Good Packets TX Count - R/clr */
ab@2316: #define E1000_GORCL    0x04088	/* Good Octets RX Count Low - R/clr */
ab@2316: #define E1000_GORCH    0x0408C	/* Good Octets RX Count High - R/clr */
ab@2316: #define E1000_GOTCL    0x04090	/* Good Octets TX Count Low - R/clr */
ab@2316: #define E1000_GOTCH    0x04094	/* Good Octets TX Count High - R/clr */
ab@2316: #define E1000_RNBC     0x040A0	/* RX No Buffers Count - R/clr */
ab@2316: #define E1000_RUC      0x040A4	/* RX Undersize Count - R/clr */
ab@2316: #define E1000_RFC      0x040A8	/* RX Fragment Count - R/clr */
ab@2316: #define E1000_ROC      0x040AC	/* RX Oversize Count - R/clr */
ab@2316: #define E1000_RJC      0x040B0	/* RX Jabber Count - R/clr */
ab@2316: #define E1000_MGTPRC   0x040B4	/* Management Packets RX Count - R/clr */
ab@2316: #define E1000_MGTPDC   0x040B8	/* Management Packets Dropped Count - R/clr */
ab@2316: #define E1000_MGTPTC   0x040BC	/* Management Packets TX Count - R/clr */
ab@2316: #define E1000_TORL     0x040C0	/* Total Octets RX Low - R/clr */
ab@2316: #define E1000_TORH     0x040C4	/* Total Octets RX High - R/clr */
ab@2316: #define E1000_TOTL     0x040C8	/* Total Octets TX Low - R/clr */
ab@2316: #define E1000_TOTH     0x040CC	/* Total Octets TX High - R/clr */
ab@2316: #define E1000_TPR      0x040D0	/* Total Packets RX - R/clr */
ab@2316: #define E1000_TPT      0x040D4	/* Total Packets TX - R/clr */
ab@2316: #define E1000_PTC64    0x040D8	/* Packets TX (64 bytes) - R/clr */
ab@2316: #define E1000_PTC127   0x040DC	/* Packets TX (65-127 bytes) - R/clr */
ab@2316: #define E1000_PTC255   0x040E0	/* Packets TX (128-255 bytes) - R/clr */
ab@2316: #define E1000_PTC511   0x040E4	/* Packets TX (256-511 bytes) - R/clr */
ab@2316: #define E1000_PTC1023  0x040E8	/* Packets TX (512-1023 bytes) - R/clr */
ab@2316: #define E1000_PTC1522  0x040EC	/* Packets TX (1024-1522 Bytes) - R/clr */
ab@2316: #define E1000_MPTC     0x040F0	/* Multicast Packets TX Count - R/clr */
ab@2316: #define E1000_BPTC     0x040F4	/* Broadcast Packets TX Count - R/clr */
ab@2316: #define E1000_TSCTC    0x040F8	/* TCP Segmentation Context TX - R/clr */
ab@2316: #define E1000_TSCTFC   0x040FC	/* TCP Segmentation Context TX Fail - R/clr */
ab@2316: #define E1000_IAC      0x04100	/* Interrupt Assertion Count */
ab@2316: #define E1000_ICRXPTC  0x04104	/* Interrupt Cause Rx Packet Timer Expire Count */
ab@2316: #define E1000_ICRXATC  0x04108	/* Interrupt Cause Rx Absolute Timer Expire Count */
ab@2316: #define E1000_ICTXPTC  0x0410C	/* Interrupt Cause Tx Packet Timer Expire Count */
ab@2316: #define E1000_ICTXATC  0x04110	/* Interrupt Cause Tx Absolute Timer Expire Count */
ab@2316: #define E1000_ICTXQEC  0x04118	/* Interrupt Cause Tx Queue Empty Count */
ab@2316: #define E1000_ICTXQMTC 0x0411C	/* Interrupt Cause Tx Queue Minimum Threshold Count */
ab@2316: #define E1000_ICRXDMTC 0x04120	/* Interrupt Cause Rx Descriptor Minimum Threshold Count */
ab@2316: #define E1000_ICRXOC   0x04124	/* Interrupt Cause Receiver Overrun Count */
ab@2316: #define E1000_RXCSUM   0x05000	/* RX Checksum Control - RW */
ab@2316: #define E1000_RFCTL    0x05008	/* Receive Filter Control */
ab@2316: #define E1000_MTA      0x05200	/* Multicast Table Array - RW Array */
ab@2316: #define E1000_RA       0x05400	/* Receive Address - RW Array */
ab@2316: #define E1000_VFTA     0x05600	/* VLAN Filter Table Array - RW Array */
ab@2316: #define E1000_WUC      0x05800	/* Wakeup Control - RW */
ab@2316: #define E1000_WUFC     0x05808	/* Wakeup Filter Control - RW */
ab@2316: #define E1000_WUS      0x05810	/* Wakeup Status - RO */
ab@2316: #define E1000_MANC     0x05820	/* Management Control - RW */
ab@2316: #define E1000_IPAV     0x05838	/* IP Address Valid - RW */
ab@2316: #define E1000_IP4AT    0x05840	/* IPv4 Address Table - RW Array */
ab@2316: #define E1000_IP6AT    0x05880	/* IPv6 Address Table - RW Array */
ab@2316: #define E1000_WUPL     0x05900	/* Wakeup Packet Length - RW */
ab@2316: #define E1000_WUPM     0x05A00	/* Wakeup Packet Memory - RO A */
ab@2316: #define E1000_FFLT     0x05F00	/* Flexible Filter Length Table - RW Array */
ab@2316: #define E1000_HOST_IF  0x08800	/* Host Interface */
ab@2316: #define E1000_FFMT     0x09000	/* Flexible Filter Mask Table - RW Array */
ab@2316: #define E1000_FFVT     0x09800	/* Flexible Filter Value Table - RW Array */
ab@2316: 
ab@2316: #define E1000_KUMCTRLSTA 0x00034	/* MAC-PHY interface - RW */
ab@2316: #define E1000_MDPHYA     0x0003C	/* PHY address - RW */
ab@2316: #define E1000_MANC2H     0x05860	/* Managment Control To Host - RW */
ab@2316: #define E1000_SW_FW_SYNC 0x05B5C	/* Software-Firmware Synchronization - RW */
ab@2316: 
ab@2316: #define E1000_GCR       0x05B00	/* PCI-Ex Control */
ab@2316: #define E1000_GSCL_1    0x05B10	/* PCI-Ex Statistic Control #1 */
ab@2316: #define E1000_GSCL_2    0x05B14	/* PCI-Ex Statistic Control #2 */
ab@2316: #define E1000_GSCL_3    0x05B18	/* PCI-Ex Statistic Control #3 */
ab@2316: #define E1000_GSCL_4    0x05B1C	/* PCI-Ex Statistic Control #4 */
ab@2316: #define E1000_FACTPS    0x05B30	/* Function Active and Power State to MNG */
ab@2316: #define E1000_SWSM      0x05B50	/* SW Semaphore */
ab@2316: #define E1000_FWSM      0x05B54	/* FW Semaphore */
ab@2316: #define E1000_FFLT_DBG  0x05F04	/* Debug Register */
ab@2316: #define E1000_HICR      0x08F00	/* Host Interface Control */
ab@2316: 
ab@2316: /* RSS registers */
ab@2316: #define E1000_CPUVEC    0x02C10	/* CPU Vector Register - RW */
ab@2316: #define E1000_MRQC      0x05818	/* Multiple Receive Control - RW */
ab@2316: #define E1000_RETA      0x05C00	/* Redirection Table - RW Array */
ab@2316: #define E1000_RSSRK     0x05C80	/* RSS Random Key - RW Array */
ab@2316: #define E1000_RSSIM     0x05864	/* RSS Interrupt Mask */
ab@2316: #define E1000_RSSIR     0x05868	/* RSS Interrupt Request */
ab@2316: /* Register Set (82542)
ab@2316:  *
ab@2316:  * Some of the 82542 registers are located at different offsets than they are
ab@2316:  * in more current versions of the 8254x. Despite the difference in location,
ab@2316:  * the registers function in the same manner.
ab@2316:  */
ab@2316: #define E1000_82542_CTRL     E1000_CTRL
ab@2316: #define E1000_82542_CTRL_DUP E1000_CTRL_DUP
ab@2316: #define E1000_82542_STATUS   E1000_STATUS
ab@2316: #define E1000_82542_EECD     E1000_EECD
ab@2316: #define E1000_82542_EERD     E1000_EERD
ab@2316: #define E1000_82542_CTRL_EXT E1000_CTRL_EXT
ab@2316: #define E1000_82542_FLA      E1000_FLA
ab@2316: #define E1000_82542_MDIC     E1000_MDIC
ab@2316: #define E1000_82542_SCTL     E1000_SCTL
ab@2316: #define E1000_82542_FEXTNVM  E1000_FEXTNVM
ab@2316: #define E1000_82542_FCAL     E1000_FCAL
ab@2316: #define E1000_82542_FCAH     E1000_FCAH
ab@2316: #define E1000_82542_FCT      E1000_FCT
ab@2316: #define E1000_82542_VET      E1000_VET
ab@2316: #define E1000_82542_RA       0x00040
ab@2316: #define E1000_82542_ICR      E1000_ICR
ab@2316: #define E1000_82542_ITR      E1000_ITR
ab@2316: #define E1000_82542_ICS      E1000_ICS
ab@2316: #define E1000_82542_IMS      E1000_IMS
ab@2316: #define E1000_82542_IMC      E1000_IMC
ab@2316: #define E1000_82542_RCTL     E1000_RCTL
ab@2316: #define E1000_82542_RDTR     0x00108
ab@2316: #define E1000_82542_RDBAL    0x00110
ab@2316: #define E1000_82542_RDBAH    0x00114
ab@2316: #define E1000_82542_RDLEN    0x00118
ab@2316: #define E1000_82542_RDH      0x00120
ab@2316: #define E1000_82542_RDT      0x00128
ab@2316: #define E1000_82542_RDTR0    E1000_82542_RDTR
ab@2316: #define E1000_82542_RDBAL0   E1000_82542_RDBAL
ab@2316: #define E1000_82542_RDBAH0   E1000_82542_RDBAH
ab@2316: #define E1000_82542_RDLEN0   E1000_82542_RDLEN
ab@2316: #define E1000_82542_RDH0     E1000_82542_RDH
ab@2316: #define E1000_82542_RDT0     E1000_82542_RDT
ab@2316: #define E1000_82542_SRRCTL(_n) (0x280C + ((_n) << 8))	/* Split and Replication
ab@2316: 							 * RX Control - RW */
ab@2316: #define E1000_82542_DCA_RXCTRL(_n) (0x02814 + ((_n) << 8))
ab@2316: #define E1000_82542_RDBAH3   0x02B04	/* RX Desc Base High Queue 3 - RW */
ab@2316: #define E1000_82542_RDBAL3   0x02B00	/* RX Desc Low Queue 3 - RW */
ab@2316: #define E1000_82542_RDLEN3   0x02B08	/* RX Desc Length Queue 3 - RW */
ab@2316: #define E1000_82542_RDH3     0x02B10	/* RX Desc Head Queue 3 - RW */
ab@2316: #define E1000_82542_RDT3     0x02B18	/* RX Desc Tail Queue 3 - RW */
ab@2316: #define E1000_82542_RDBAL2   0x02A00	/* RX Desc Base Low Queue 2 - RW */
ab@2316: #define E1000_82542_RDBAH2   0x02A04	/* RX Desc Base High Queue 2 - RW */
ab@2316: #define E1000_82542_RDLEN2   0x02A08	/* RX Desc Length Queue 2 - RW */
ab@2316: #define E1000_82542_RDH2     0x02A10	/* RX Desc Head Queue 2 - RW */
ab@2316: #define E1000_82542_RDT2     0x02A18	/* RX Desc Tail Queue 2 - RW */
ab@2316: #define E1000_82542_RDTR1    0x00130
ab@2316: #define E1000_82542_RDBAL1   0x00138
ab@2316: #define E1000_82542_RDBAH1   0x0013C
ab@2316: #define E1000_82542_RDLEN1   0x00140
ab@2316: #define E1000_82542_RDH1     0x00148
ab@2316: #define E1000_82542_RDT1     0x00150
ab@2316: #define E1000_82542_FCRTH    0x00160
ab@2316: #define E1000_82542_FCRTL    0x00168
ab@2316: #define E1000_82542_FCTTV    E1000_FCTTV
ab@2316: #define E1000_82542_TXCW     E1000_TXCW
ab@2316: #define E1000_82542_RXCW     E1000_RXCW
ab@2316: #define E1000_82542_MTA      0x00200
ab@2316: #define E1000_82542_TCTL     E1000_TCTL
ab@2316: #define E1000_82542_TCTL_EXT E1000_TCTL_EXT
ab@2316: #define E1000_82542_TIPG     E1000_TIPG
ab@2316: #define E1000_82542_TDBAL    0x00420
ab@2316: #define E1000_82542_TDBAH    0x00424
ab@2316: #define E1000_82542_TDLEN    0x00428
ab@2316: #define E1000_82542_TDH      0x00430
ab@2316: #define E1000_82542_TDT      0x00438
ab@2316: #define E1000_82542_TIDV     0x00440
ab@2316: #define E1000_82542_TBT      E1000_TBT
ab@2316: #define E1000_82542_AIT      E1000_AIT
ab@2316: #define E1000_82542_VFTA     0x00600
ab@2316: #define E1000_82542_LEDCTL   E1000_LEDCTL
ab@2316: #define E1000_82542_PBA      E1000_PBA
ab@2316: #define E1000_82542_PBS      E1000_PBS
ab@2316: #define E1000_82542_EEMNGCTL E1000_EEMNGCTL
ab@2316: #define E1000_82542_EEARBC   E1000_EEARBC
ab@2316: #define E1000_82542_FLASHT   E1000_FLASHT
ab@2316: #define E1000_82542_EEWR     E1000_EEWR
ab@2316: #define E1000_82542_FLSWCTL  E1000_FLSWCTL
ab@2316: #define E1000_82542_FLSWDATA E1000_FLSWDATA
ab@2316: #define E1000_82542_FLSWCNT  E1000_FLSWCNT
ab@2316: #define E1000_82542_FLOP     E1000_FLOP
ab@2316: #define E1000_82542_EXTCNF_CTRL  E1000_EXTCNF_CTRL
ab@2316: #define E1000_82542_EXTCNF_SIZE  E1000_EXTCNF_SIZE
ab@2316: #define E1000_82542_PHY_CTRL E1000_PHY_CTRL
ab@2316: #define E1000_82542_ERT      E1000_ERT
ab@2316: #define E1000_82542_RXDCTL   E1000_RXDCTL
ab@2316: #define E1000_82542_RXDCTL1  E1000_RXDCTL1
ab@2316: #define E1000_82542_RADV     E1000_RADV
ab@2316: #define E1000_82542_RSRPD    E1000_RSRPD
ab@2316: #define E1000_82542_TXDMAC   E1000_TXDMAC
ab@2316: #define E1000_82542_KABGTXD  E1000_KABGTXD
ab@2316: #define E1000_82542_TDFHS    E1000_TDFHS
ab@2316: #define E1000_82542_TDFTS    E1000_TDFTS
ab@2316: #define E1000_82542_TDFPC    E1000_TDFPC
ab@2316: #define E1000_82542_TXDCTL   E1000_TXDCTL
ab@2316: #define E1000_82542_TADV     E1000_TADV
ab@2316: #define E1000_82542_TSPMT    E1000_TSPMT
ab@2316: #define E1000_82542_CRCERRS  E1000_CRCERRS
ab@2316: #define E1000_82542_ALGNERRC E1000_ALGNERRC
ab@2316: #define E1000_82542_SYMERRS  E1000_SYMERRS
ab@2316: #define E1000_82542_RXERRC   E1000_RXERRC
ab@2316: #define E1000_82542_MPC      E1000_MPC
ab@2316: #define E1000_82542_SCC      E1000_SCC
ab@2316: #define E1000_82542_ECOL     E1000_ECOL
ab@2316: #define E1000_82542_MCC      E1000_MCC
ab@2316: #define E1000_82542_LATECOL  E1000_LATECOL
ab@2316: #define E1000_82542_COLC     E1000_COLC
ab@2316: #define E1000_82542_DC       E1000_DC
ab@2316: #define E1000_82542_TNCRS    E1000_TNCRS
ab@2316: #define E1000_82542_SEC      E1000_SEC
ab@2316: #define E1000_82542_CEXTERR  E1000_CEXTERR
ab@2316: #define E1000_82542_RLEC     E1000_RLEC
ab@2316: #define E1000_82542_XONRXC   E1000_XONRXC
ab@2316: #define E1000_82542_XONTXC   E1000_XONTXC
ab@2316: #define E1000_82542_XOFFRXC  E1000_XOFFRXC
ab@2316: #define E1000_82542_XOFFTXC  E1000_XOFFTXC
ab@2316: #define E1000_82542_FCRUC    E1000_FCRUC
ab@2316: #define E1000_82542_PRC64    E1000_PRC64
ab@2316: #define E1000_82542_PRC127   E1000_PRC127
ab@2316: #define E1000_82542_PRC255   E1000_PRC255
ab@2316: #define E1000_82542_PRC511   E1000_PRC511
ab@2316: #define E1000_82542_PRC1023  E1000_PRC1023
ab@2316: #define E1000_82542_PRC1522  E1000_PRC1522
ab@2316: #define E1000_82542_GPRC     E1000_GPRC
ab@2316: #define E1000_82542_BPRC     E1000_BPRC
ab@2316: #define E1000_82542_MPRC     E1000_MPRC
ab@2316: #define E1000_82542_GPTC     E1000_GPTC
ab@2316: #define E1000_82542_GORCL    E1000_GORCL
ab@2316: #define E1000_82542_GORCH    E1000_GORCH
ab@2316: #define E1000_82542_GOTCL    E1000_GOTCL
ab@2316: #define E1000_82542_GOTCH    E1000_GOTCH
ab@2316: #define E1000_82542_RNBC     E1000_RNBC
ab@2316: #define E1000_82542_RUC      E1000_RUC
ab@2316: #define E1000_82542_RFC      E1000_RFC
ab@2316: #define E1000_82542_ROC      E1000_ROC
ab@2316: #define E1000_82542_RJC      E1000_RJC
ab@2316: #define E1000_82542_MGTPRC   E1000_MGTPRC
ab@2316: #define E1000_82542_MGTPDC   E1000_MGTPDC
ab@2316: #define E1000_82542_MGTPTC   E1000_MGTPTC
ab@2316: #define E1000_82542_TORL     E1000_TORL
ab@2316: #define E1000_82542_TORH     E1000_TORH
ab@2316: #define E1000_82542_TOTL     E1000_TOTL
ab@2316: #define E1000_82542_TOTH     E1000_TOTH
ab@2316: #define E1000_82542_TPR      E1000_TPR
ab@2316: #define E1000_82542_TPT      E1000_TPT
ab@2316: #define E1000_82542_PTC64    E1000_PTC64
ab@2316: #define E1000_82542_PTC127   E1000_PTC127
ab@2316: #define E1000_82542_PTC255   E1000_PTC255
ab@2316: #define E1000_82542_PTC511   E1000_PTC511
ab@2316: #define E1000_82542_PTC1023  E1000_PTC1023
ab@2316: #define E1000_82542_PTC1522  E1000_PTC1522
ab@2316: #define E1000_82542_MPTC     E1000_MPTC
ab@2316: #define E1000_82542_BPTC     E1000_BPTC
ab@2316: #define E1000_82542_TSCTC    E1000_TSCTC
ab@2316: #define E1000_82542_TSCTFC   E1000_TSCTFC
ab@2316: #define E1000_82542_RXCSUM   E1000_RXCSUM
ab@2316: #define E1000_82542_WUC      E1000_WUC
ab@2316: #define E1000_82542_WUFC     E1000_WUFC
ab@2316: #define E1000_82542_WUS      E1000_WUS
ab@2316: #define E1000_82542_MANC     E1000_MANC
ab@2316: #define E1000_82542_IPAV     E1000_IPAV
ab@2316: #define E1000_82542_IP4AT    E1000_IP4AT
ab@2316: #define E1000_82542_IP6AT    E1000_IP6AT
ab@2316: #define E1000_82542_WUPL     E1000_WUPL
ab@2316: #define E1000_82542_WUPM     E1000_WUPM
ab@2316: #define E1000_82542_FFLT     E1000_FFLT
ab@2316: #define E1000_82542_TDFH     0x08010
ab@2316: #define E1000_82542_TDFT     0x08018
ab@2316: #define E1000_82542_FFMT     E1000_FFMT
ab@2316: #define E1000_82542_FFVT     E1000_FFVT
ab@2316: #define E1000_82542_HOST_IF  E1000_HOST_IF
ab@2316: #define E1000_82542_IAM         E1000_IAM
ab@2316: #define E1000_82542_EEMNGCTL    E1000_EEMNGCTL
ab@2316: #define E1000_82542_PSRCTL      E1000_PSRCTL
ab@2316: #define E1000_82542_RAID        E1000_RAID
ab@2316: #define E1000_82542_TARC0       E1000_TARC0
ab@2316: #define E1000_82542_TDBAL1      E1000_TDBAL1
ab@2316: #define E1000_82542_TDBAH1      E1000_TDBAH1
ab@2316: #define E1000_82542_TDLEN1      E1000_TDLEN1
ab@2316: #define E1000_82542_TDH1        E1000_TDH1
ab@2316: #define E1000_82542_TDT1        E1000_TDT1
ab@2316: #define E1000_82542_TXDCTL1     E1000_TXDCTL1
ab@2316: #define E1000_82542_TARC1       E1000_TARC1
ab@2316: #define E1000_82542_RFCTL       E1000_RFCTL
ab@2316: #define E1000_82542_GCR         E1000_GCR
ab@2316: #define E1000_82542_GSCL_1      E1000_GSCL_1
ab@2316: #define E1000_82542_GSCL_2      E1000_GSCL_2
ab@2316: #define E1000_82542_GSCL_3      E1000_GSCL_3
ab@2316: #define E1000_82542_GSCL_4      E1000_GSCL_4
ab@2316: #define E1000_82542_FACTPS      E1000_FACTPS
ab@2316: #define E1000_82542_SWSM        E1000_SWSM
ab@2316: #define E1000_82542_FWSM        E1000_FWSM
ab@2316: #define E1000_82542_FFLT_DBG    E1000_FFLT_DBG
ab@2316: #define E1000_82542_IAC         E1000_IAC
ab@2316: #define E1000_82542_ICRXPTC     E1000_ICRXPTC
ab@2316: #define E1000_82542_ICRXATC     E1000_ICRXATC
ab@2316: #define E1000_82542_ICTXPTC     E1000_ICTXPTC
ab@2316: #define E1000_82542_ICTXATC     E1000_ICTXATC
ab@2316: #define E1000_82542_ICTXQEC     E1000_ICTXQEC
ab@2316: #define E1000_82542_ICTXQMTC    E1000_ICTXQMTC
ab@2316: #define E1000_82542_ICRXDMTC    E1000_ICRXDMTC
ab@2316: #define E1000_82542_ICRXOC      E1000_ICRXOC
ab@2316: #define E1000_82542_HICR        E1000_HICR
ab@2316: 
ab@2316: #define E1000_82542_CPUVEC      E1000_CPUVEC
ab@2316: #define E1000_82542_MRQC        E1000_MRQC
ab@2316: #define E1000_82542_RETA        E1000_RETA
ab@2316: #define E1000_82542_RSSRK       E1000_RSSRK
ab@2316: #define E1000_82542_RSSIM       E1000_RSSIM
ab@2316: #define E1000_82542_RSSIR       E1000_RSSIR
ab@2316: #define E1000_82542_KUMCTRLSTA E1000_KUMCTRLSTA
ab@2316: #define E1000_82542_SW_FW_SYNC E1000_SW_FW_SYNC
ab@2316: 
ab@2316: /* Statistics counters collected by the MAC */
ab@2316: struct e1000_hw_stats {
ab@2316: 	u64 crcerrs;
ab@2316: 	u64 algnerrc;
ab@2316: 	u64 symerrs;
ab@2316: 	u64 rxerrc;
ab@2316: 	u64 txerrc;
ab@2316: 	u64 mpc;
ab@2316: 	u64 scc;
ab@2316: 	u64 ecol;
ab@2316: 	u64 mcc;
ab@2316: 	u64 latecol;
ab@2316: 	u64 colc;
ab@2316: 	u64 dc;
ab@2316: 	u64 tncrs;
ab@2316: 	u64 sec;
ab@2316: 	u64 cexterr;
ab@2316: 	u64 rlec;
ab@2316: 	u64 xonrxc;
ab@2316: 	u64 xontxc;
ab@2316: 	u64 xoffrxc;
ab@2316: 	u64 xofftxc;
ab@2316: 	u64 fcruc;
ab@2316: 	u64 prc64;
ab@2316: 	u64 prc127;
ab@2316: 	u64 prc255;
ab@2316: 	u64 prc511;
ab@2316: 	u64 prc1023;
ab@2316: 	u64 prc1522;
ab@2316: 	u64 gprc;
ab@2316: 	u64 bprc;
ab@2316: 	u64 mprc;
ab@2316: 	u64 gptc;
ab@2316: 	u64 gorcl;
ab@2316: 	u64 gorch;
ab@2316: 	u64 gotcl;
ab@2316: 	u64 gotch;
ab@2316: 	u64 rnbc;
ab@2316: 	u64 ruc;
ab@2316: 	u64 rfc;
ab@2316: 	u64 roc;
ab@2316: 	u64 rlerrc;
ab@2316: 	u64 rjc;
ab@2316: 	u64 mgprc;
ab@2316: 	u64 mgpdc;
ab@2316: 	u64 mgptc;
ab@2316: 	u64 torl;
ab@2316: 	u64 torh;
ab@2316: 	u64 totl;
ab@2316: 	u64 toth;
ab@2316: 	u64 tpr;
ab@2316: 	u64 tpt;
ab@2316: 	u64 ptc64;
ab@2316: 	u64 ptc127;
ab@2316: 	u64 ptc255;
ab@2316: 	u64 ptc511;
ab@2316: 	u64 ptc1023;
ab@2316: 	u64 ptc1522;
ab@2316: 	u64 mptc;
ab@2316: 	u64 bptc;
ab@2316: 	u64 tsctc;
ab@2316: 	u64 tsctfc;
ab@2316: 	u64 iac;
ab@2316: 	u64 icrxptc;
ab@2316: 	u64 icrxatc;
ab@2316: 	u64 ictxptc;
ab@2316: 	u64 ictxatc;
ab@2316: 	u64 ictxqec;
ab@2316: 	u64 ictxqmtc;
ab@2316: 	u64 icrxdmtc;
ab@2316: 	u64 icrxoc;
ab@2316: };
ab@2316: 
ab@2316: /* Structure containing variables used by the shared code (e1000_hw.c) */
ab@2316: struct e1000_hw {
ab@2316: 	u8 __iomem *hw_addr;
ab@2316: 	u8 __iomem *flash_address;
ab@2316: 	e1000_mac_type mac_type;
ab@2316: 	e1000_phy_type phy_type;
ab@2316: 	u32 phy_init_script;
ab@2316: 	e1000_media_type media_type;
ab@2316: 	void *back;
ab@2316: 	struct e1000_shadow_ram *eeprom_shadow_ram;
ab@2316: 	u32 flash_bank_size;
ab@2316: 	u32 flash_base_addr;
ab@2316: 	e1000_fc_type fc;
ab@2316: 	e1000_bus_speed bus_speed;
ab@2316: 	e1000_bus_width bus_width;
ab@2316: 	e1000_bus_type bus_type;
ab@2316: 	struct e1000_eeprom_info eeprom;
ab@2316: 	e1000_ms_type master_slave;
ab@2316: 	e1000_ms_type original_master_slave;
ab@2316: 	e1000_ffe_config ffe_config_state;
ab@2316: 	u32 asf_firmware_present;
ab@2316: 	u32 eeprom_semaphore_present;
ab@2316: 	unsigned long io_base;
ab@2316: 	u32 phy_id;
ab@2316: 	u32 phy_revision;
ab@2316: 	u32 phy_addr;
ab@2316: 	u32 original_fc;
ab@2316: 	u32 txcw;
ab@2316: 	u32 autoneg_failed;
ab@2316: 	u32 max_frame_size;
ab@2316: 	u32 min_frame_size;
ab@2316: 	u32 mc_filter_type;
ab@2316: 	u32 num_mc_addrs;
ab@2316: 	u32 collision_delta;
ab@2316: 	u32 tx_packet_delta;
ab@2316: 	u32 ledctl_default;
ab@2316: 	u32 ledctl_mode1;
ab@2316: 	u32 ledctl_mode2;
ab@2316: 	bool tx_pkt_filtering;
ab@2316: 	struct e1000_host_mng_dhcp_cookie mng_cookie;
ab@2316: 	u16 phy_spd_default;
ab@2316: 	u16 autoneg_advertised;
ab@2316: 	u16 pci_cmd_word;
ab@2316: 	u16 fc_high_water;
ab@2316: 	u16 fc_low_water;
ab@2316: 	u16 fc_pause_time;
ab@2316: 	u16 current_ifs_val;
ab@2316: 	u16 ifs_min_val;
ab@2316: 	u16 ifs_max_val;
ab@2316: 	u16 ifs_step_size;
ab@2316: 	u16 ifs_ratio;
ab@2316: 	u16 device_id;
ab@2316: 	u16 vendor_id;
ab@2316: 	u16 subsystem_id;
ab@2316: 	u16 subsystem_vendor_id;
ab@2316: 	u8 revision_id;
ab@2316: 	u8 autoneg;
ab@2316: 	u8 mdix;
ab@2316: 	u8 forced_speed_duplex;
ab@2316: 	u8 wait_autoneg_complete;
ab@2316: 	u8 dma_fairness;
ab@2316: 	u8 mac_addr[NODE_ADDRESS_SIZE];
ab@2316: 	u8 perm_mac_addr[NODE_ADDRESS_SIZE];
ab@2316: 	bool disable_polarity_correction;
ab@2316: 	bool speed_downgraded;
ab@2316: 	e1000_smart_speed smart_speed;
ab@2316: 	e1000_dsp_config dsp_config_state;
ab@2316: 	bool get_link_status;
ab@2316: 	bool serdes_has_link;
ab@2316: 	bool tbi_compatibility_en;
ab@2316: 	bool tbi_compatibility_on;
ab@2316: 	bool laa_is_present;
ab@2316: 	bool phy_reset_disable;
ab@2316: 	bool initialize_hw_bits_disable;
ab@2316: 	bool fc_send_xon;
ab@2316: 	bool fc_strict_ieee;
ab@2316: 	bool report_tx_early;
ab@2316: 	bool adaptive_ifs;
ab@2316: 	bool ifs_params_forced;
ab@2316: 	bool in_ifs_mode;
ab@2316: 	bool mng_reg_access_disabled;
ab@2316: 	bool leave_av_bit_off;
ab@2316: 	bool bad_tx_carr_stats_fd;
ab@2316: 	bool has_smbus;
ab@2316: };
ab@2316: 
ab@2316: #define E1000_EEPROM_SWDPIN0   0x0001	/* SWDPIN 0 EEPROM Value */
ab@2316: #define E1000_EEPROM_LED_LOGIC 0x0020	/* Led Logic Word */
ab@2316: #define E1000_EEPROM_RW_REG_DATA   16	/* Offset to data in EEPROM read/write registers */
ab@2316: #define E1000_EEPROM_RW_REG_DONE   2	/* Offset to READ/WRITE done bit */
ab@2316: #define E1000_EEPROM_RW_REG_START  1	/* First bit for telling part to start operation */
ab@2316: #define E1000_EEPROM_RW_ADDR_SHIFT 2	/* Shift to the address bits */
ab@2316: #define E1000_EEPROM_POLL_WRITE    1	/* Flag for polling for write complete */
ab@2316: #define E1000_EEPROM_POLL_READ     0	/* Flag for polling for read complete */
ab@2316: /* Register Bit Masks */
ab@2316: /* Device Control */
ab@2316: #define E1000_CTRL_FD       0x00000001	/* Full duplex.0=half; 1=full */
ab@2316: #define E1000_CTRL_BEM      0x00000002	/* Endian Mode.0=little,1=big */
ab@2316: #define E1000_CTRL_PRIOR    0x00000004	/* Priority on PCI. 0=rx,1=fair */
ab@2316: #define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004	/*Blocks new Master requests */
ab@2316: #define E1000_CTRL_LRST     0x00000008	/* Link reset. 0=normal,1=reset */
ab@2316: #define E1000_CTRL_TME      0x00000010	/* Test mode. 0=normal,1=test */
ab@2316: #define E1000_CTRL_SLE      0x00000020	/* Serial Link on 0=dis,1=en */
ab@2316: #define E1000_CTRL_ASDE     0x00000020	/* Auto-speed detect enable */
ab@2316: #define E1000_CTRL_SLU      0x00000040	/* Set link up (Force Link) */
ab@2316: #define E1000_CTRL_ILOS     0x00000080	/* Invert Loss-Of Signal */
ab@2316: #define E1000_CTRL_SPD_SEL  0x00000300	/* Speed Select Mask */
ab@2316: #define E1000_CTRL_SPD_10   0x00000000	/* Force 10Mb */
ab@2316: #define E1000_CTRL_SPD_100  0x00000100	/* Force 100Mb */
ab@2316: #define E1000_CTRL_SPD_1000 0x00000200	/* Force 1Gb */
ab@2316: #define E1000_CTRL_BEM32    0x00000400	/* Big Endian 32 mode */
ab@2316: #define E1000_CTRL_FRCSPD   0x00000800	/* Force Speed */
ab@2316: #define E1000_CTRL_FRCDPX   0x00001000	/* Force Duplex */
ab@2316: #define E1000_CTRL_D_UD_EN  0x00002000	/* Dock/Undock enable */
ab@2316: #define E1000_CTRL_D_UD_POLARITY 0x00004000	/* Defined polarity of Dock/Undock indication in SDP[0] */
ab@2316: #define E1000_CTRL_FORCE_PHY_RESET 0x00008000	/* Reset both PHY ports, through PHYRST_N pin */
ab@2316: #define E1000_CTRL_EXT_LINK_EN 0x00010000	/* enable link status from external LINK_0 and LINK_1 pins */
ab@2316: #define E1000_CTRL_SWDPIN0  0x00040000	/* SWDPIN 0 value */
ab@2316: #define E1000_CTRL_SWDPIN1  0x00080000	/* SWDPIN 1 value */
ab@2316: #define E1000_CTRL_SWDPIN2  0x00100000	/* SWDPIN 2 value */
ab@2316: #define E1000_CTRL_SWDPIN3  0x00200000	/* SWDPIN 3 value */
ab@2316: #define E1000_CTRL_SWDPIO0  0x00400000	/* SWDPIN 0 Input or output */
ab@2316: #define E1000_CTRL_SWDPIO1  0x00800000	/* SWDPIN 1 input or output */
ab@2316: #define E1000_CTRL_SWDPIO2  0x01000000	/* SWDPIN 2 input or output */
ab@2316: #define E1000_CTRL_SWDPIO3  0x02000000	/* SWDPIN 3 input or output */
ab@2316: #define E1000_CTRL_RST      0x04000000	/* Global reset */
ab@2316: #define E1000_CTRL_RFCE     0x08000000	/* Receive Flow Control enable */
ab@2316: #define E1000_CTRL_TFCE     0x10000000	/* Transmit flow control enable */
ab@2316: #define E1000_CTRL_RTE      0x20000000	/* Routing tag enable */
ab@2316: #define E1000_CTRL_VME      0x40000000	/* IEEE VLAN mode enable */
ab@2316: #define E1000_CTRL_PHY_RST  0x80000000	/* PHY Reset */
ab@2316: #define E1000_CTRL_SW2FW_INT 0x02000000	/* Initiate an interrupt to manageability engine */
ab@2316: 
ab@2316: /* Device Status */
ab@2316: #define E1000_STATUS_FD         0x00000001	/* Full duplex.0=half,1=full */
ab@2316: #define E1000_STATUS_LU         0x00000002	/* Link up.0=no,1=link */
ab@2316: #define E1000_STATUS_FUNC_MASK  0x0000000C	/* PCI Function Mask */
ab@2316: #define E1000_STATUS_FUNC_SHIFT 2
ab@2316: #define E1000_STATUS_FUNC_0     0x00000000	/* Function 0 */
ab@2316: #define E1000_STATUS_FUNC_1     0x00000004	/* Function 1 */
ab@2316: #define E1000_STATUS_TXOFF      0x00000010	/* transmission paused */
ab@2316: #define E1000_STATUS_TBIMODE    0x00000020	/* TBI mode */
ab@2316: #define E1000_STATUS_SPEED_MASK 0x000000C0
ab@2316: #define E1000_STATUS_SPEED_10   0x00000000	/* Speed 10Mb/s */
ab@2316: #define E1000_STATUS_SPEED_100  0x00000040	/* Speed 100Mb/s */
ab@2316: #define E1000_STATUS_SPEED_1000 0x00000080	/* Speed 1000Mb/s */
ab@2316: #define E1000_STATUS_LAN_INIT_DONE 0x00000200	/* Lan Init Completion
ab@2316: 						   by EEPROM/Flash */
ab@2316: #define E1000_STATUS_ASDV       0x00000300	/* Auto speed detect value */
ab@2316: #define E1000_STATUS_DOCK_CI    0x00000800	/* Change in Dock/Undock state. Clear on write '0'. */
ab@2316: #define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000	/* Status of Master requests. */
ab@2316: #define E1000_STATUS_MTXCKOK    0x00000400	/* MTX clock running OK */
ab@2316: #define E1000_STATUS_PCI66      0x00000800	/* In 66Mhz slot */
ab@2316: #define E1000_STATUS_BUS64      0x00001000	/* In 64 bit slot */
ab@2316: #define E1000_STATUS_PCIX_MODE  0x00002000	/* PCI-X mode */
ab@2316: #define E1000_STATUS_PCIX_SPEED 0x0000C000	/* PCI-X bus speed */
ab@2316: #define E1000_STATUS_BMC_SKU_0  0x00100000	/* BMC USB redirect disabled */
ab@2316: #define E1000_STATUS_BMC_SKU_1  0x00200000	/* BMC SRAM disabled */
ab@2316: #define E1000_STATUS_BMC_SKU_2  0x00400000	/* BMC SDRAM disabled */
ab@2316: #define E1000_STATUS_BMC_CRYPTO 0x00800000	/* BMC crypto disabled */
ab@2316: #define E1000_STATUS_BMC_LITE   0x01000000	/* BMC external code execution disabled */
ab@2316: #define E1000_STATUS_RGMII_ENABLE 0x02000000	/* RGMII disabled */
ab@2316: #define E1000_STATUS_FUSE_8       0x04000000
ab@2316: #define E1000_STATUS_FUSE_9       0x08000000
ab@2316: #define E1000_STATUS_SERDES0_DIS  0x10000000	/* SERDES disabled on port 0 */
ab@2316: #define E1000_STATUS_SERDES1_DIS  0x20000000	/* SERDES disabled on port 1 */
ab@2316: 
ab@2316: /* Constants used to interpret the masked PCI-X bus speed. */
ab@2316: #define E1000_STATUS_PCIX_SPEED_66  0x00000000	/* PCI-X bus speed  50-66 MHz */
ab@2316: #define E1000_STATUS_PCIX_SPEED_100 0x00004000	/* PCI-X bus speed  66-100 MHz */
ab@2316: #define E1000_STATUS_PCIX_SPEED_133 0x00008000	/* PCI-X bus speed 100-133 MHz */
ab@2316: 
ab@2316: /* EEPROM/Flash Control */
ab@2316: #define E1000_EECD_SK        0x00000001	/* EEPROM Clock */
ab@2316: #define E1000_EECD_CS        0x00000002	/* EEPROM Chip Select */
ab@2316: #define E1000_EECD_DI        0x00000004	/* EEPROM Data In */
ab@2316: #define E1000_EECD_DO        0x00000008	/* EEPROM Data Out */
ab@2316: #define E1000_EECD_FWE_MASK  0x00000030
ab@2316: #define E1000_EECD_FWE_DIS   0x00000010	/* Disable FLASH writes */
ab@2316: #define E1000_EECD_FWE_EN    0x00000020	/* Enable FLASH writes */
ab@2316: #define E1000_EECD_FWE_SHIFT 4
ab@2316: #define E1000_EECD_REQ       0x00000040	/* EEPROM Access Request */
ab@2316: #define E1000_EECD_GNT       0x00000080	/* EEPROM Access Grant */
ab@2316: #define E1000_EECD_PRES      0x00000100	/* EEPROM Present */
ab@2316: #define E1000_EECD_SIZE      0x00000200	/* EEPROM Size (0=64 word 1=256 word) */
ab@2316: #define E1000_EECD_ADDR_BITS 0x00000400	/* EEPROM Addressing bits based on type
ab@2316: 					 * (0-small, 1-large) */
ab@2316: #define E1000_EECD_TYPE      0x00002000	/* EEPROM Type (1-SPI, 0-Microwire) */
ab@2316: #ifndef E1000_EEPROM_GRANT_ATTEMPTS
ab@2316: #define E1000_EEPROM_GRANT_ATTEMPTS 1000	/* EEPROM # attempts to gain grant */
ab@2316: #endif
ab@2316: #define E1000_EECD_AUTO_RD          0x00000200	/* EEPROM Auto Read done */
ab@2316: #define E1000_EECD_SIZE_EX_MASK     0x00007800	/* EEprom Size */
ab@2316: #define E1000_EECD_SIZE_EX_SHIFT    11
ab@2316: #define E1000_EECD_NVADDS    0x00018000	/* NVM Address Size */
ab@2316: #define E1000_EECD_SELSHAD   0x00020000	/* Select Shadow RAM */
ab@2316: #define E1000_EECD_INITSRAM  0x00040000	/* Initialize Shadow RAM */
ab@2316: #define E1000_EECD_FLUPD     0x00080000	/* Update FLASH */
ab@2316: #define E1000_EECD_AUPDEN    0x00100000	/* Enable Autonomous FLASH update */
ab@2316: #define E1000_EECD_SHADV     0x00200000	/* Shadow RAM Data Valid */
ab@2316: #define E1000_EECD_SEC1VAL   0x00400000	/* Sector One Valid */
ab@2316: #define E1000_EECD_SECVAL_SHIFT      22
ab@2316: #define E1000_STM_OPCODE     0xDB00
ab@2316: #define E1000_HICR_FW_RESET  0xC0
ab@2316: 
ab@2316: #define E1000_SHADOW_RAM_WORDS     2048
ab@2316: #define E1000_ICH_NVM_SIG_WORD     0x13
ab@2316: #define E1000_ICH_NVM_SIG_MASK     0xC0
ab@2316: 
ab@2316: /* EEPROM Read */
ab@2316: #define E1000_EERD_START      0x00000001	/* Start Read */
ab@2316: #define E1000_EERD_DONE       0x00000010	/* Read Done */
ab@2316: #define E1000_EERD_ADDR_SHIFT 8
ab@2316: #define E1000_EERD_ADDR_MASK  0x0000FF00	/* Read Address */
ab@2316: #define E1000_EERD_DATA_SHIFT 16
ab@2316: #define E1000_EERD_DATA_MASK  0xFFFF0000	/* Read Data */
ab@2316: 
ab@2316: /* SPI EEPROM Status Register */
ab@2316: #define EEPROM_STATUS_RDY_SPI  0x01
ab@2316: #define EEPROM_STATUS_WEN_SPI  0x02
ab@2316: #define EEPROM_STATUS_BP0_SPI  0x04
ab@2316: #define EEPROM_STATUS_BP1_SPI  0x08
ab@2316: #define EEPROM_STATUS_WPEN_SPI 0x80
ab@2316: 
ab@2316: /* Extended Device Control */
ab@2316: #define E1000_CTRL_EXT_GPI0_EN   0x00000001	/* Maps SDP4 to GPI0 */
ab@2316: #define E1000_CTRL_EXT_GPI1_EN   0x00000002	/* Maps SDP5 to GPI1 */
ab@2316: #define E1000_CTRL_EXT_PHYINT_EN E1000_CTRL_EXT_GPI1_EN
ab@2316: #define E1000_CTRL_EXT_GPI2_EN   0x00000004	/* Maps SDP6 to GPI2 */
ab@2316: #define E1000_CTRL_EXT_GPI3_EN   0x00000008	/* Maps SDP7 to GPI3 */
ab@2316: #define E1000_CTRL_EXT_SDP4_DATA 0x00000010	/* Value of SW Defineable Pin 4 */
ab@2316: #define E1000_CTRL_EXT_SDP5_DATA 0x00000020	/* Value of SW Defineable Pin 5 */
ab@2316: #define E1000_CTRL_EXT_PHY_INT   E1000_CTRL_EXT_SDP5_DATA
ab@2316: #define E1000_CTRL_EXT_SDP6_DATA 0x00000040	/* Value of SW Defineable Pin 6 */
ab@2316: #define E1000_CTRL_EXT_SDP7_DATA 0x00000080	/* Value of SW Defineable Pin 7 */
ab@2316: #define E1000_CTRL_EXT_SDP4_DIR  0x00000100	/* Direction of SDP4 0=in 1=out */
ab@2316: #define E1000_CTRL_EXT_SDP5_DIR  0x00000200	/* Direction of SDP5 0=in 1=out */
ab@2316: #define E1000_CTRL_EXT_SDP6_DIR  0x00000400	/* Direction of SDP6 0=in 1=out */
ab@2316: #define E1000_CTRL_EXT_SDP7_DIR  0x00000800	/* Direction of SDP7 0=in 1=out */
ab@2316: #define E1000_CTRL_EXT_ASDCHK    0x00001000	/* Initiate an ASD sequence */
ab@2316: #define E1000_CTRL_EXT_EE_RST    0x00002000	/* Reinitialize from EEPROM */
ab@2316: #define E1000_CTRL_EXT_IPS       0x00004000	/* Invert Power State */
ab@2316: #define E1000_CTRL_EXT_SPD_BYPS  0x00008000	/* Speed Select Bypass */
ab@2316: #define E1000_CTRL_EXT_RO_DIS    0x00020000	/* Relaxed Ordering disable */
ab@2316: #define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000
ab@2316: #define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000
ab@2316: #define E1000_CTRL_EXT_LINK_MODE_TBI  0x00C00000
ab@2316: #define E1000_CTRL_EXT_LINK_MODE_KMRN 0x00000000
ab@2316: #define E1000_CTRL_EXT_LINK_MODE_SERDES  0x00C00000
ab@2316: #define E1000_CTRL_EXT_LINK_MODE_SGMII   0x00800000
ab@2316: #define E1000_CTRL_EXT_WR_WMARK_MASK  0x03000000
ab@2316: #define E1000_CTRL_EXT_WR_WMARK_256   0x00000000
ab@2316: #define E1000_CTRL_EXT_WR_WMARK_320   0x01000000
ab@2316: #define E1000_CTRL_EXT_WR_WMARK_384   0x02000000
ab@2316: #define E1000_CTRL_EXT_WR_WMARK_448   0x03000000
ab@2316: #define E1000_CTRL_EXT_DRV_LOAD       0x10000000	/* Driver loaded bit for FW */
ab@2316: #define E1000_CTRL_EXT_IAME           0x08000000	/* Interrupt acknowledge Auto-mask */
ab@2316: #define E1000_CTRL_EXT_INT_TIMER_CLR  0x20000000	/* Clear Interrupt timers after IMS clear */
ab@2316: #define E1000_CRTL_EXT_PB_PAREN       0x01000000	/* packet buffer parity error detection enabled */
ab@2316: #define E1000_CTRL_EXT_DF_PAREN       0x02000000	/* descriptor FIFO parity error detection enable */
ab@2316: #define E1000_CTRL_EXT_GHOST_PAREN    0x40000000
ab@2316: 
ab@2316: /* MDI Control */
ab@2316: #define E1000_MDIC_DATA_MASK 0x0000FFFF
ab@2316: #define E1000_MDIC_REG_MASK  0x001F0000
ab@2316: #define E1000_MDIC_REG_SHIFT 16
ab@2316: #define E1000_MDIC_PHY_MASK  0x03E00000
ab@2316: #define E1000_MDIC_PHY_SHIFT 21
ab@2316: #define E1000_MDIC_OP_WRITE  0x04000000
ab@2316: #define E1000_MDIC_OP_READ   0x08000000
ab@2316: #define E1000_MDIC_READY     0x10000000
ab@2316: #define E1000_MDIC_INT_EN    0x20000000
ab@2316: #define E1000_MDIC_ERROR     0x40000000
ab@2316: 
ab@2316: #define E1000_KUMCTRLSTA_MASK           0x0000FFFF
ab@2316: #define E1000_KUMCTRLSTA_OFFSET         0x001F0000
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_SHIFT   16
ab@2316: #define E1000_KUMCTRLSTA_REN            0x00200000
ab@2316: 
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL      0x00000000
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_CTRL           0x00000001
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_INB_CTRL       0x00000002
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_DIAG           0x00000003
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_TIMEOUTS       0x00000004
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_INB_PARAM      0x00000009
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_HD_CTRL        0x00000010
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_M2P_SERDES     0x0000001E
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_M2P_MODES      0x0000001F
ab@2316: 
ab@2316: /* FIFO Control */
ab@2316: #define E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS   0x00000008
ab@2316: #define E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS   0x00000800
ab@2316: 
ab@2316: /* In-Band Control */
ab@2316: #define E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT    0x00000500
ab@2316: #define E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING  0x00000010
ab@2316: 
ab@2316: /* Half-Duplex Control */
ab@2316: #define E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT 0x00000004
ab@2316: #define E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT  0x00000000
ab@2316: 
ab@2316: #define E1000_KUMCTRLSTA_OFFSET_K0S_CTRL       0x0000001E
ab@2316: 
ab@2316: #define E1000_KUMCTRLSTA_DIAG_FELPBK           0x2000
ab@2316: #define E1000_KUMCTRLSTA_DIAG_NELPBK           0x1000
ab@2316: 
ab@2316: #define E1000_KUMCTRLSTA_K0S_100_EN            0x2000
ab@2316: #define E1000_KUMCTRLSTA_K0S_GBE_EN            0x1000
ab@2316: #define E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK   0x0003
ab@2316: 
ab@2316: #define E1000_KABGTXD_BGSQLBIAS                0x00050000
ab@2316: 
ab@2316: #define E1000_PHY_CTRL_SPD_EN                  0x00000001
ab@2316: #define E1000_PHY_CTRL_D0A_LPLU                0x00000002
ab@2316: #define E1000_PHY_CTRL_NOND0A_LPLU             0x00000004
ab@2316: #define E1000_PHY_CTRL_NOND0A_GBE_DISABLE      0x00000008
ab@2316: #define E1000_PHY_CTRL_GBE_DISABLE             0x00000040
ab@2316: #define E1000_PHY_CTRL_B2B_EN                  0x00000080
ab@2316: 
ab@2316: /* LED Control */
ab@2316: #define E1000_LEDCTL_LED0_MODE_MASK       0x0000000F
ab@2316: #define E1000_LEDCTL_LED0_MODE_SHIFT      0
ab@2316: #define E1000_LEDCTL_LED0_BLINK_RATE      0x0000020
ab@2316: #define E1000_LEDCTL_LED0_IVRT            0x00000040
ab@2316: #define E1000_LEDCTL_LED0_BLINK           0x00000080
ab@2316: #define E1000_LEDCTL_LED1_MODE_MASK       0x00000F00
ab@2316: #define E1000_LEDCTL_LED1_MODE_SHIFT      8
ab@2316: #define E1000_LEDCTL_LED1_BLINK_RATE      0x0002000
ab@2316: #define E1000_LEDCTL_LED1_IVRT            0x00004000
ab@2316: #define E1000_LEDCTL_LED1_BLINK           0x00008000
ab@2316: #define E1000_LEDCTL_LED2_MODE_MASK       0x000F0000
ab@2316: #define E1000_LEDCTL_LED2_MODE_SHIFT      16
ab@2316: #define E1000_LEDCTL_LED2_BLINK_RATE      0x00200000
ab@2316: #define E1000_LEDCTL_LED2_IVRT            0x00400000
ab@2316: #define E1000_LEDCTL_LED2_BLINK           0x00800000
ab@2316: #define E1000_LEDCTL_LED3_MODE_MASK       0x0F000000
ab@2316: #define E1000_LEDCTL_LED3_MODE_SHIFT      24
ab@2316: #define E1000_LEDCTL_LED3_BLINK_RATE      0x20000000
ab@2316: #define E1000_LEDCTL_LED3_IVRT            0x40000000
ab@2316: #define E1000_LEDCTL_LED3_BLINK           0x80000000
ab@2316: 
ab@2316: #define E1000_LEDCTL_MODE_LINK_10_1000  0x0
ab@2316: #define E1000_LEDCTL_MODE_LINK_100_1000 0x1
ab@2316: #define E1000_LEDCTL_MODE_LINK_UP       0x2
ab@2316: #define E1000_LEDCTL_MODE_ACTIVITY      0x3
ab@2316: #define E1000_LEDCTL_MODE_LINK_ACTIVITY 0x4
ab@2316: #define E1000_LEDCTL_MODE_LINK_10       0x5
ab@2316: #define E1000_LEDCTL_MODE_LINK_100      0x6
ab@2316: #define E1000_LEDCTL_MODE_LINK_1000     0x7
ab@2316: #define E1000_LEDCTL_MODE_PCIX_MODE     0x8
ab@2316: #define E1000_LEDCTL_MODE_FULL_DUPLEX   0x9
ab@2316: #define E1000_LEDCTL_MODE_COLLISION     0xA
ab@2316: #define E1000_LEDCTL_MODE_BUS_SPEED     0xB
ab@2316: #define E1000_LEDCTL_MODE_BUS_SIZE      0xC
ab@2316: #define E1000_LEDCTL_MODE_PAUSED        0xD
ab@2316: #define E1000_LEDCTL_MODE_LED_ON        0xE
ab@2316: #define E1000_LEDCTL_MODE_LED_OFF       0xF
ab@2316: 
ab@2316: /* Receive Address */
ab@2316: #define E1000_RAH_AV  0x80000000	/* Receive descriptor valid */
ab@2316: 
ab@2316: /* Interrupt Cause Read */
ab@2316: #define E1000_ICR_TXDW          0x00000001	/* Transmit desc written back */
ab@2316: #define E1000_ICR_TXQE          0x00000002	/* Transmit Queue empty */
ab@2316: #define E1000_ICR_LSC           0x00000004	/* Link Status Change */
ab@2316: #define E1000_ICR_RXSEQ         0x00000008	/* rx sequence error */
ab@2316: #define E1000_ICR_RXDMT0        0x00000010	/* rx desc min. threshold (0) */
ab@2316: #define E1000_ICR_RXO           0x00000040	/* rx overrun */
ab@2316: #define E1000_ICR_RXT0          0x00000080	/* rx timer intr (ring 0) */
ab@2316: #define E1000_ICR_MDAC          0x00000200	/* MDIO access complete */
ab@2316: #define E1000_ICR_RXCFG         0x00000400	/* RX /c/ ordered set */
ab@2316: #define E1000_ICR_GPI_EN0       0x00000800	/* GP Int 0 */
ab@2316: #define E1000_ICR_GPI_EN1       0x00001000	/* GP Int 1 */
ab@2316: #define E1000_ICR_GPI_EN2       0x00002000	/* GP Int 2 */
ab@2316: #define E1000_ICR_GPI_EN3       0x00004000	/* GP Int 3 */
ab@2316: #define E1000_ICR_TXD_LOW       0x00008000
ab@2316: #define E1000_ICR_SRPD          0x00010000
ab@2316: #define E1000_ICR_ACK           0x00020000	/* Receive Ack frame */
ab@2316: #define E1000_ICR_MNG           0x00040000	/* Manageability event */
ab@2316: #define E1000_ICR_DOCK          0x00080000	/* Dock/Undock */
ab@2316: #define E1000_ICR_INT_ASSERTED  0x80000000	/* If this bit asserted, the driver should claim the interrupt */
ab@2316: #define E1000_ICR_RXD_FIFO_PAR0 0x00100000	/* queue 0 Rx descriptor FIFO parity error */
ab@2316: #define E1000_ICR_TXD_FIFO_PAR0 0x00200000	/* queue 0 Tx descriptor FIFO parity error */
ab@2316: #define E1000_ICR_HOST_ARB_PAR  0x00400000	/* host arb read buffer parity error */
ab@2316: #define E1000_ICR_PB_PAR        0x00800000	/* packet buffer parity error */
ab@2316: #define E1000_ICR_RXD_FIFO_PAR1 0x01000000	/* queue 1 Rx descriptor FIFO parity error */
ab@2316: #define E1000_ICR_TXD_FIFO_PAR1 0x02000000	/* queue 1 Tx descriptor FIFO parity error */
ab@2316: #define E1000_ICR_ALL_PARITY    0x03F00000	/* all parity error bits */
ab@2316: #define E1000_ICR_DSW           0x00000020	/* FW changed the status of DISSW bit in the FWSM */
ab@2316: #define E1000_ICR_PHYINT        0x00001000	/* LAN connected device generates an interrupt */
ab@2316: #define E1000_ICR_EPRST         0x00100000	/* ME hardware reset occurs */
ab@2316: 
ab@2316: /* Interrupt Cause Set */
ab@2316: #define E1000_ICS_TXDW      E1000_ICR_TXDW	/* Transmit desc written back */
ab@2316: #define E1000_ICS_TXQE      E1000_ICR_TXQE	/* Transmit Queue empty */
ab@2316: #define E1000_ICS_LSC       E1000_ICR_LSC	/* Link Status Change */
ab@2316: #define E1000_ICS_RXSEQ     E1000_ICR_RXSEQ	/* rx sequence error */
ab@2316: #define E1000_ICS_RXDMT0    E1000_ICR_RXDMT0	/* rx desc min. threshold */
ab@2316: #define E1000_ICS_RXO       E1000_ICR_RXO	/* rx overrun */
ab@2316: #define E1000_ICS_RXT0      E1000_ICR_RXT0	/* rx timer intr */
ab@2316: #define E1000_ICS_MDAC      E1000_ICR_MDAC	/* MDIO access complete */
ab@2316: #define E1000_ICS_RXCFG     E1000_ICR_RXCFG	/* RX /c/ ordered set */
ab@2316: #define E1000_ICS_GPI_EN0   E1000_ICR_GPI_EN0	/* GP Int 0 */
ab@2316: #define E1000_ICS_GPI_EN1   E1000_ICR_GPI_EN1	/* GP Int 1 */
ab@2316: #define E1000_ICS_GPI_EN2   E1000_ICR_GPI_EN2	/* GP Int 2 */
ab@2316: #define E1000_ICS_GPI_EN3   E1000_ICR_GPI_EN3	/* GP Int 3 */
ab@2316: #define E1000_ICS_TXD_LOW   E1000_ICR_TXD_LOW
ab@2316: #define E1000_ICS_SRPD      E1000_ICR_SRPD
ab@2316: #define E1000_ICS_ACK       E1000_ICR_ACK	/* Receive Ack frame */
ab@2316: #define E1000_ICS_MNG       E1000_ICR_MNG	/* Manageability event */
ab@2316: #define E1000_ICS_DOCK      E1000_ICR_DOCK	/* Dock/Undock */
ab@2316: #define E1000_ICS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0	/* queue 0 Rx descriptor FIFO parity error */
ab@2316: #define E1000_ICS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0	/* queue 0 Tx descriptor FIFO parity error */
ab@2316: #define E1000_ICS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR	/* host arb read buffer parity error */
ab@2316: #define E1000_ICS_PB_PAR        E1000_ICR_PB_PAR	/* packet buffer parity error */
ab@2316: #define E1000_ICS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1	/* queue 1 Rx descriptor FIFO parity error */
ab@2316: #define E1000_ICS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1	/* queue 1 Tx descriptor FIFO parity error */
ab@2316: #define E1000_ICS_DSW       E1000_ICR_DSW
ab@2316: #define E1000_ICS_PHYINT    E1000_ICR_PHYINT
ab@2316: #define E1000_ICS_EPRST     E1000_ICR_EPRST
ab@2316: 
ab@2316: /* Interrupt Mask Set */
ab@2316: #define E1000_IMS_TXDW      E1000_ICR_TXDW	/* Transmit desc written back */
ab@2316: #define E1000_IMS_TXQE      E1000_ICR_TXQE	/* Transmit Queue empty */
ab@2316: #define E1000_IMS_LSC       E1000_ICR_LSC	/* Link Status Change */
ab@2316: #define E1000_IMS_RXSEQ     E1000_ICR_RXSEQ	/* rx sequence error */
ab@2316: #define E1000_IMS_RXDMT0    E1000_ICR_RXDMT0	/* rx desc min. threshold */
ab@2316: #define E1000_IMS_RXO       E1000_ICR_RXO	/* rx overrun */
ab@2316: #define E1000_IMS_RXT0      E1000_ICR_RXT0	/* rx timer intr */
ab@2316: #define E1000_IMS_MDAC      E1000_ICR_MDAC	/* MDIO access complete */
ab@2316: #define E1000_IMS_RXCFG     E1000_ICR_RXCFG	/* RX /c/ ordered set */
ab@2316: #define E1000_IMS_GPI_EN0   E1000_ICR_GPI_EN0	/* GP Int 0 */
ab@2316: #define E1000_IMS_GPI_EN1   E1000_ICR_GPI_EN1	/* GP Int 1 */
ab@2316: #define E1000_IMS_GPI_EN2   E1000_ICR_GPI_EN2	/* GP Int 2 */
ab@2316: #define E1000_IMS_GPI_EN3   E1000_ICR_GPI_EN3	/* GP Int 3 */
ab@2316: #define E1000_IMS_TXD_LOW   E1000_ICR_TXD_LOW
ab@2316: #define E1000_IMS_SRPD      E1000_ICR_SRPD
ab@2316: #define E1000_IMS_ACK       E1000_ICR_ACK	/* Receive Ack frame */
ab@2316: #define E1000_IMS_MNG       E1000_ICR_MNG	/* Manageability event */
ab@2316: #define E1000_IMS_DOCK      E1000_ICR_DOCK	/* Dock/Undock */
ab@2316: #define E1000_IMS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0	/* queue 0 Rx descriptor FIFO parity error */
ab@2316: #define E1000_IMS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0	/* queue 0 Tx descriptor FIFO parity error */
ab@2316: #define E1000_IMS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR	/* host arb read buffer parity error */
ab@2316: #define E1000_IMS_PB_PAR        E1000_ICR_PB_PAR	/* packet buffer parity error */
ab@2316: #define E1000_IMS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1	/* queue 1 Rx descriptor FIFO parity error */
ab@2316: #define E1000_IMS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1	/* queue 1 Tx descriptor FIFO parity error */
ab@2316: #define E1000_IMS_DSW       E1000_ICR_DSW
ab@2316: #define E1000_IMS_PHYINT    E1000_ICR_PHYINT
ab@2316: #define E1000_IMS_EPRST     E1000_ICR_EPRST
ab@2316: 
ab@2316: /* Interrupt Mask Clear */
ab@2316: #define E1000_IMC_TXDW      E1000_ICR_TXDW	/* Transmit desc written back */
ab@2316: #define E1000_IMC_TXQE      E1000_ICR_TXQE	/* Transmit Queue empty */
ab@2316: #define E1000_IMC_LSC       E1000_ICR_LSC	/* Link Status Change */
ab@2316: #define E1000_IMC_RXSEQ     E1000_ICR_RXSEQ	/* rx sequence error */
ab@2316: #define E1000_IMC_RXDMT0    E1000_ICR_RXDMT0	/* rx desc min. threshold */
ab@2316: #define E1000_IMC_RXO       E1000_ICR_RXO	/* rx overrun */
ab@2316: #define E1000_IMC_RXT0      E1000_ICR_RXT0	/* rx timer intr */
ab@2316: #define E1000_IMC_MDAC      E1000_ICR_MDAC	/* MDIO access complete */
ab@2316: #define E1000_IMC_RXCFG     E1000_ICR_RXCFG	/* RX /c/ ordered set */
ab@2316: #define E1000_IMC_GPI_EN0   E1000_ICR_GPI_EN0	/* GP Int 0 */
ab@2316: #define E1000_IMC_GPI_EN1   E1000_ICR_GPI_EN1	/* GP Int 1 */
ab@2316: #define E1000_IMC_GPI_EN2   E1000_ICR_GPI_EN2	/* GP Int 2 */
ab@2316: #define E1000_IMC_GPI_EN3   E1000_ICR_GPI_EN3	/* GP Int 3 */
ab@2316: #define E1000_IMC_TXD_LOW   E1000_ICR_TXD_LOW
ab@2316: #define E1000_IMC_SRPD      E1000_ICR_SRPD
ab@2316: #define E1000_IMC_ACK       E1000_ICR_ACK	/* Receive Ack frame */
ab@2316: #define E1000_IMC_MNG       E1000_ICR_MNG	/* Manageability event */
ab@2316: #define E1000_IMC_DOCK      E1000_ICR_DOCK	/* Dock/Undock */
ab@2316: #define E1000_IMC_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0	/* queue 0 Rx descriptor FIFO parity error */
ab@2316: #define E1000_IMC_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0	/* queue 0 Tx descriptor FIFO parity error */
ab@2316: #define E1000_IMC_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR	/* host arb read buffer parity error */
ab@2316: #define E1000_IMC_PB_PAR        E1000_ICR_PB_PAR	/* packet buffer parity error */
ab@2316: #define E1000_IMC_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1	/* queue 1 Rx descriptor FIFO parity error */
ab@2316: #define E1000_IMC_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1	/* queue 1 Tx descriptor FIFO parity error */
ab@2316: #define E1000_IMC_DSW       E1000_ICR_DSW
ab@2316: #define E1000_IMC_PHYINT    E1000_ICR_PHYINT
ab@2316: #define E1000_IMC_EPRST     E1000_ICR_EPRST
ab@2316: 
ab@2316: /* Receive Control */
ab@2316: #define E1000_RCTL_RST            0x00000001	/* Software reset */
ab@2316: #define E1000_RCTL_EN             0x00000002	/* enable */
ab@2316: #define E1000_RCTL_SBP            0x00000004	/* store bad packet */
ab@2316: #define E1000_RCTL_UPE            0x00000008	/* unicast promiscuous enable */
ab@2316: #define E1000_RCTL_MPE            0x00000010	/* multicast promiscuous enab */
ab@2316: #define E1000_RCTL_LPE            0x00000020	/* long packet enable */
ab@2316: #define E1000_RCTL_LBM_NO         0x00000000	/* no loopback mode */
ab@2316: #define E1000_RCTL_LBM_MAC        0x00000040	/* MAC loopback mode */
ab@2316: #define E1000_RCTL_LBM_SLP        0x00000080	/* serial link loopback mode */
ab@2316: #define E1000_RCTL_LBM_TCVR       0x000000C0	/* tcvr loopback mode */
ab@2316: #define E1000_RCTL_DTYP_MASK      0x00000C00	/* Descriptor type mask */
ab@2316: #define E1000_RCTL_DTYP_PS        0x00000400	/* Packet Split descriptor */
ab@2316: #define E1000_RCTL_RDMTS_HALF     0x00000000	/* rx desc min threshold size */
ab@2316: #define E1000_RCTL_RDMTS_QUAT     0x00000100	/* rx desc min threshold size */
ab@2316: #define E1000_RCTL_RDMTS_EIGTH    0x00000200	/* rx desc min threshold size */
ab@2316: #define E1000_RCTL_MO_SHIFT       12	/* multicast offset shift */
ab@2316: #define E1000_RCTL_MO_0           0x00000000	/* multicast offset 11:0 */
ab@2316: #define E1000_RCTL_MO_1           0x00001000	/* multicast offset 12:1 */
ab@2316: #define E1000_RCTL_MO_2           0x00002000	/* multicast offset 13:2 */
ab@2316: #define E1000_RCTL_MO_3           0x00003000	/* multicast offset 15:4 */
ab@2316: #define E1000_RCTL_MDR            0x00004000	/* multicast desc ring 0 */
ab@2316: #define E1000_RCTL_BAM            0x00008000	/* broadcast enable */
ab@2316: /* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */
ab@2316: #define E1000_RCTL_SZ_2048        0x00000000	/* rx buffer size 2048 */
ab@2316: #define E1000_RCTL_SZ_1024        0x00010000	/* rx buffer size 1024 */
ab@2316: #define E1000_RCTL_SZ_512         0x00020000	/* rx buffer size 512 */
ab@2316: #define E1000_RCTL_SZ_256         0x00030000	/* rx buffer size 256 */
ab@2316: /* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */
ab@2316: #define E1000_RCTL_SZ_16384       0x00010000	/* rx buffer size 16384 */
ab@2316: #define E1000_RCTL_SZ_8192        0x00020000	/* rx buffer size 8192 */
ab@2316: #define E1000_RCTL_SZ_4096        0x00030000	/* rx buffer size 4096 */
ab@2316: #define E1000_RCTL_VFE            0x00040000	/* vlan filter enable */
ab@2316: #define E1000_RCTL_CFIEN          0x00080000	/* canonical form enable */
ab@2316: #define E1000_RCTL_CFI            0x00100000	/* canonical form indicator */
ab@2316: #define E1000_RCTL_DPF            0x00400000	/* discard pause frames */
ab@2316: #define E1000_RCTL_PMCF           0x00800000	/* pass MAC control frames */
ab@2316: #define E1000_RCTL_BSEX           0x02000000	/* Buffer size extension */
ab@2316: #define E1000_RCTL_SECRC          0x04000000	/* Strip Ethernet CRC */
ab@2316: #define E1000_RCTL_FLXBUF_MASK    0x78000000	/* Flexible buffer size */
ab@2316: #define E1000_RCTL_FLXBUF_SHIFT   27	/* Flexible buffer shift */
ab@2316: 
ab@2316: /* Use byte values for the following shift parameters
ab@2316:  * Usage:
ab@2316:  *     psrctl |= (((ROUNDUP(value0, 128) >> E1000_PSRCTL_BSIZE0_SHIFT) &
ab@2316:  *                  E1000_PSRCTL_BSIZE0_MASK) |
ab@2316:  *                ((ROUNDUP(value1, 1024) >> E1000_PSRCTL_BSIZE1_SHIFT) &
ab@2316:  *                  E1000_PSRCTL_BSIZE1_MASK) |
ab@2316:  *                ((ROUNDUP(value2, 1024) << E1000_PSRCTL_BSIZE2_SHIFT) &
ab@2316:  *                  E1000_PSRCTL_BSIZE2_MASK) |
ab@2316:  *                ((ROUNDUP(value3, 1024) << E1000_PSRCTL_BSIZE3_SHIFT) |;
ab@2316:  *                  E1000_PSRCTL_BSIZE3_MASK))
ab@2316:  * where value0 = [128..16256],  default=256
ab@2316:  *       value1 = [1024..64512], default=4096
ab@2316:  *       value2 = [0..64512],    default=4096
ab@2316:  *       value3 = [0..64512],    default=0
ab@2316:  */
ab@2316: 
ab@2316: #define E1000_PSRCTL_BSIZE0_MASK   0x0000007F
ab@2316: #define E1000_PSRCTL_BSIZE1_MASK   0x00003F00
ab@2316: #define E1000_PSRCTL_BSIZE2_MASK   0x003F0000
ab@2316: #define E1000_PSRCTL_BSIZE3_MASK   0x3F000000
ab@2316: 
ab@2316: #define E1000_PSRCTL_BSIZE0_SHIFT  7	/* Shift _right_ 7 */
ab@2316: #define E1000_PSRCTL_BSIZE1_SHIFT  2	/* Shift _right_ 2 */
ab@2316: #define E1000_PSRCTL_BSIZE2_SHIFT  6	/* Shift _left_ 6 */
ab@2316: #define E1000_PSRCTL_BSIZE3_SHIFT 14	/* Shift _left_ 14 */
ab@2316: 
ab@2316: /* SW_W_SYNC definitions */
ab@2316: #define E1000_SWFW_EEP_SM     0x0001
ab@2316: #define E1000_SWFW_PHY0_SM    0x0002
ab@2316: #define E1000_SWFW_PHY1_SM    0x0004
ab@2316: #define E1000_SWFW_MAC_CSR_SM 0x0008
ab@2316: 
ab@2316: /* Receive Descriptor */
ab@2316: #define E1000_RDT_DELAY 0x0000ffff	/* Delay timer (1=1024us) */
ab@2316: #define E1000_RDT_FPDB  0x80000000	/* Flush descriptor block */
ab@2316: #define E1000_RDLEN_LEN 0x0007ff80	/* descriptor length */
ab@2316: #define E1000_RDH_RDH   0x0000ffff	/* receive descriptor head */
ab@2316: #define E1000_RDT_RDT   0x0000ffff	/* receive descriptor tail */
ab@2316: 
ab@2316: /* Flow Control */
ab@2316: #define E1000_FCRTH_RTH  0x0000FFF8	/* Mask Bits[15:3] for RTH */
ab@2316: #define E1000_FCRTH_XFCE 0x80000000	/* External Flow Control Enable */
ab@2316: #define E1000_FCRTL_RTL  0x0000FFF8	/* Mask Bits[15:3] for RTL */
ab@2316: #define E1000_FCRTL_XONE 0x80000000	/* Enable XON frame transmission */
ab@2316: 
ab@2316: /* Header split receive */
ab@2316: #define E1000_RFCTL_ISCSI_DIS           0x00000001
ab@2316: #define E1000_RFCTL_ISCSI_DWC_MASK      0x0000003E
ab@2316: #define E1000_RFCTL_ISCSI_DWC_SHIFT     1
ab@2316: #define E1000_RFCTL_NFSW_DIS            0x00000040
ab@2316: #define E1000_RFCTL_NFSR_DIS            0x00000080
ab@2316: #define E1000_RFCTL_NFS_VER_MASK        0x00000300
ab@2316: #define E1000_RFCTL_NFS_VER_SHIFT       8
ab@2316: #define E1000_RFCTL_IPV6_DIS            0x00000400
ab@2316: #define E1000_RFCTL_IPV6_XSUM_DIS       0x00000800
ab@2316: #define E1000_RFCTL_ACK_DIS             0x00001000
ab@2316: #define E1000_RFCTL_ACKD_DIS            0x00002000
ab@2316: #define E1000_RFCTL_IPFRSP_DIS          0x00004000
ab@2316: #define E1000_RFCTL_EXTEN               0x00008000
ab@2316: #define E1000_RFCTL_IPV6_EX_DIS         0x00010000
ab@2316: #define E1000_RFCTL_NEW_IPV6_EXT_DIS    0x00020000
ab@2316: 
ab@2316: /* Receive Descriptor Control */
ab@2316: #define E1000_RXDCTL_PTHRESH 0x0000003F	/* RXDCTL Prefetch Threshold */
ab@2316: #define E1000_RXDCTL_HTHRESH 0x00003F00	/* RXDCTL Host Threshold */
ab@2316: #define E1000_RXDCTL_WTHRESH 0x003F0000	/* RXDCTL Writeback Threshold */
ab@2316: #define E1000_RXDCTL_GRAN    0x01000000	/* RXDCTL Granularity */
ab@2316: 
ab@2316: /* Transmit Descriptor Control */
ab@2316: #define E1000_TXDCTL_PTHRESH 0x0000003F	/* TXDCTL Prefetch Threshold */
ab@2316: #define E1000_TXDCTL_HTHRESH 0x00003F00	/* TXDCTL Host Threshold */
ab@2316: #define E1000_TXDCTL_WTHRESH 0x003F0000	/* TXDCTL Writeback Threshold */
ab@2316: #define E1000_TXDCTL_GRAN    0x01000000	/* TXDCTL Granularity */
ab@2316: #define E1000_TXDCTL_LWTHRESH 0xFE000000	/* TXDCTL Low Threshold */
ab@2316: #define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000	/* GRAN=1, WTHRESH=1 */
ab@2316: #define E1000_TXDCTL_COUNT_DESC 0x00400000	/* Enable the counting of desc.
ab@2316: 						   still to be processed. */
ab@2316: /* Transmit Configuration Word */
ab@2316: #define E1000_TXCW_FD         0x00000020	/* TXCW full duplex */
ab@2316: #define E1000_TXCW_HD         0x00000040	/* TXCW half duplex */
ab@2316: #define E1000_TXCW_PAUSE      0x00000080	/* TXCW sym pause request */
ab@2316: #define E1000_TXCW_ASM_DIR    0x00000100	/* TXCW astm pause direction */
ab@2316: #define E1000_TXCW_PAUSE_MASK 0x00000180	/* TXCW pause request mask */
ab@2316: #define E1000_TXCW_RF         0x00003000	/* TXCW remote fault */
ab@2316: #define E1000_TXCW_NP         0x00008000	/* TXCW next page */
ab@2316: #define E1000_TXCW_CW         0x0000ffff	/* TxConfigWord mask */
ab@2316: #define E1000_TXCW_TXC        0x40000000	/* Transmit Config control */
ab@2316: #define E1000_TXCW_ANE        0x80000000	/* Auto-neg enable */
ab@2316: 
ab@2316: /* Receive Configuration Word */
ab@2316: #define E1000_RXCW_CW    0x0000ffff	/* RxConfigWord mask */
ab@2316: #define E1000_RXCW_NC    0x04000000	/* Receive config no carrier */
ab@2316: #define E1000_RXCW_IV    0x08000000	/* Receive config invalid */
ab@2316: #define E1000_RXCW_CC    0x10000000	/* Receive config change */
ab@2316: #define E1000_RXCW_C     0x20000000	/* Receive config */
ab@2316: #define E1000_RXCW_SYNCH 0x40000000	/* Receive config synch */
ab@2316: #define E1000_RXCW_ANC   0x80000000	/* Auto-neg complete */
ab@2316: 
ab@2316: /* Transmit Control */
ab@2316: #define E1000_TCTL_RST    0x00000001	/* software reset */
ab@2316: #define E1000_TCTL_EN     0x00000002	/* enable tx */
ab@2316: #define E1000_TCTL_BCE    0x00000004	/* busy check enable */
ab@2316: #define E1000_TCTL_PSP    0x00000008	/* pad short packets */
ab@2316: #define E1000_TCTL_CT     0x00000ff0	/* collision threshold */
ab@2316: #define E1000_TCTL_COLD   0x003ff000	/* collision distance */
ab@2316: #define E1000_TCTL_SWXOFF 0x00400000	/* SW Xoff transmission */
ab@2316: #define E1000_TCTL_PBE    0x00800000	/* Packet Burst Enable */
ab@2316: #define E1000_TCTL_RTLC   0x01000000	/* Re-transmit on late collision */
ab@2316: #define E1000_TCTL_NRTU   0x02000000	/* No Re-transmit on underrun */
ab@2316: #define E1000_TCTL_MULR   0x10000000	/* Multiple request support */
ab@2316: /* Extended Transmit Control */
ab@2316: #define E1000_TCTL_EXT_BST_MASK  0x000003FF	/* Backoff Slot Time */
ab@2316: #define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00	/* Gigabit Carry Extend Padding */
ab@2316: 
ab@2316: /* Receive Checksum Control */
ab@2316: #define E1000_RXCSUM_PCSS_MASK 0x000000FF	/* Packet Checksum Start */
ab@2316: #define E1000_RXCSUM_IPOFL     0x00000100	/* IPv4 checksum offload */
ab@2316: #define E1000_RXCSUM_TUOFL     0x00000200	/* TCP / UDP checksum offload */
ab@2316: #define E1000_RXCSUM_IPV6OFL   0x00000400	/* IPv6 checksum offload */
ab@2316: #define E1000_RXCSUM_IPPCSE    0x00001000	/* IP payload checksum enable */
ab@2316: #define E1000_RXCSUM_PCSD      0x00002000	/* packet checksum disabled */
ab@2316: 
ab@2316: /* Multiple Receive Queue Control */
ab@2316: #define E1000_MRQC_ENABLE_MASK              0x00000003
ab@2316: #define E1000_MRQC_ENABLE_RSS_2Q            0x00000001
ab@2316: #define E1000_MRQC_ENABLE_RSS_INT           0x00000004
ab@2316: #define E1000_MRQC_RSS_FIELD_MASK           0xFFFF0000
ab@2316: #define E1000_MRQC_RSS_FIELD_IPV4_TCP       0x00010000
ab@2316: #define E1000_MRQC_RSS_FIELD_IPV4           0x00020000
ab@2316: #define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX    0x00040000
ab@2316: #define E1000_MRQC_RSS_FIELD_IPV6_EX        0x00080000
ab@2316: #define E1000_MRQC_RSS_FIELD_IPV6           0x00100000
ab@2316: #define E1000_MRQC_RSS_FIELD_IPV6_TCP       0x00200000
ab@2316: 
ab@2316: /* Definitions for power management and wakeup registers */
ab@2316: /* Wake Up Control */
ab@2316: #define E1000_WUC_APME       0x00000001	/* APM Enable */
ab@2316: #define E1000_WUC_PME_EN     0x00000002	/* PME Enable */
ab@2316: #define E1000_WUC_PME_STATUS 0x00000004	/* PME Status */
ab@2316: #define E1000_WUC_APMPME     0x00000008	/* Assert PME on APM Wakeup */
ab@2316: #define E1000_WUC_SPM        0x80000000	/* Enable SPM */
ab@2316: 
ab@2316: /* Wake Up Filter Control */
ab@2316: #define E1000_WUFC_LNKC 0x00000001	/* Link Status Change Wakeup Enable */
ab@2316: #define E1000_WUFC_MAG  0x00000002	/* Magic Packet Wakeup Enable */
ab@2316: #define E1000_WUFC_EX   0x00000004	/* Directed Exact Wakeup Enable */
ab@2316: #define E1000_WUFC_MC   0x00000008	/* Directed Multicast Wakeup Enable */
ab@2316: #define E1000_WUFC_BC   0x00000010	/* Broadcast Wakeup Enable */
ab@2316: #define E1000_WUFC_ARP  0x00000020	/* ARP Request Packet Wakeup Enable */
ab@2316: #define E1000_WUFC_IPV4 0x00000040	/* Directed IPv4 Packet Wakeup Enable */
ab@2316: #define E1000_WUFC_IPV6 0x00000080	/* Directed IPv6 Packet Wakeup Enable */
ab@2316: #define E1000_WUFC_IGNORE_TCO      0x00008000	/* Ignore WakeOn TCO packets */
ab@2316: #define E1000_WUFC_FLX0 0x00010000	/* Flexible Filter 0 Enable */
ab@2316: #define E1000_WUFC_FLX1 0x00020000	/* Flexible Filter 1 Enable */
ab@2316: #define E1000_WUFC_FLX2 0x00040000	/* Flexible Filter 2 Enable */
ab@2316: #define E1000_WUFC_FLX3 0x00080000	/* Flexible Filter 3 Enable */
ab@2316: #define E1000_WUFC_ALL_FILTERS 0x000F00FF	/* Mask for all wakeup filters */
ab@2316: #define E1000_WUFC_FLX_OFFSET 16	/* Offset to the Flexible Filters bits */
ab@2316: #define E1000_WUFC_FLX_FILTERS 0x000F0000	/* Mask for the 4 flexible filters */
ab@2316: 
ab@2316: /* Wake Up Status */
ab@2316: #define E1000_WUS_LNKC 0x00000001	/* Link Status Changed */
ab@2316: #define E1000_WUS_MAG  0x00000002	/* Magic Packet Received */
ab@2316: #define E1000_WUS_EX   0x00000004	/* Directed Exact Received */
ab@2316: #define E1000_WUS_MC   0x00000008	/* Directed Multicast Received */
ab@2316: #define E1000_WUS_BC   0x00000010	/* Broadcast Received */
ab@2316: #define E1000_WUS_ARP  0x00000020	/* ARP Request Packet Received */
ab@2316: #define E1000_WUS_IPV4 0x00000040	/* Directed IPv4 Packet Wakeup Received */
ab@2316: #define E1000_WUS_IPV6 0x00000080	/* Directed IPv6 Packet Wakeup Received */
ab@2316: #define E1000_WUS_FLX0 0x00010000	/* Flexible Filter 0 Match */
ab@2316: #define E1000_WUS_FLX1 0x00020000	/* Flexible Filter 1 Match */
ab@2316: #define E1000_WUS_FLX2 0x00040000	/* Flexible Filter 2 Match */
ab@2316: #define E1000_WUS_FLX3 0x00080000	/* Flexible Filter 3 Match */
ab@2316: #define E1000_WUS_FLX_FILTERS 0x000F0000	/* Mask for the 4 flexible filters */
ab@2316: 
ab@2316: /* Management Control */
ab@2316: #define E1000_MANC_SMBUS_EN      0x00000001	/* SMBus Enabled - RO */
ab@2316: #define E1000_MANC_ASF_EN        0x00000002	/* ASF Enabled - RO */
ab@2316: #define E1000_MANC_R_ON_FORCE    0x00000004	/* Reset on Force TCO - RO */
ab@2316: #define E1000_MANC_RMCP_EN       0x00000100	/* Enable RCMP 026Fh Filtering */
ab@2316: #define E1000_MANC_0298_EN       0x00000200	/* Enable RCMP 0298h Filtering */
ab@2316: #define E1000_MANC_IPV4_EN       0x00000400	/* Enable IPv4 */
ab@2316: #define E1000_MANC_IPV6_EN       0x00000800	/* Enable IPv6 */
ab@2316: #define E1000_MANC_SNAP_EN       0x00001000	/* Accept LLC/SNAP */
ab@2316: #define E1000_MANC_ARP_EN        0x00002000	/* Enable ARP Request Filtering */
ab@2316: #define E1000_MANC_NEIGHBOR_EN   0x00004000	/* Enable Neighbor Discovery
ab@2316: 						 * Filtering */
ab@2316: #define E1000_MANC_ARP_RES_EN    0x00008000	/* Enable ARP response Filtering */
ab@2316: #define E1000_MANC_TCO_RESET     0x00010000	/* TCO Reset Occurred */
ab@2316: #define E1000_MANC_RCV_TCO_EN    0x00020000	/* Receive TCO Packets Enabled */
ab@2316: #define E1000_MANC_REPORT_STATUS 0x00040000	/* Status Reporting Enabled */
ab@2316: #define E1000_MANC_RCV_ALL       0x00080000	/* Receive All Enabled */
ab@2316: #define E1000_MANC_BLK_PHY_RST_ON_IDE   0x00040000	/* Block phy resets */
ab@2316: #define E1000_MANC_EN_MAC_ADDR_FILTER   0x00100000	/* Enable MAC address
ab@2316: 							 * filtering */
ab@2316: #define E1000_MANC_EN_MNG2HOST   0x00200000	/* Enable MNG packets to host
ab@2316: 						 * memory */
ab@2316: #define E1000_MANC_EN_IP_ADDR_FILTER    0x00400000	/* Enable IP address
ab@2316: 							 * filtering */
ab@2316: #define E1000_MANC_EN_XSUM_FILTER   0x00800000	/* Enable checksum filtering */
ab@2316: #define E1000_MANC_BR_EN         0x01000000	/* Enable broadcast filtering */
ab@2316: #define E1000_MANC_SMB_REQ       0x01000000	/* SMBus Request */
ab@2316: #define E1000_MANC_SMB_GNT       0x02000000	/* SMBus Grant */
ab@2316: #define E1000_MANC_SMB_CLK_IN    0x04000000	/* SMBus Clock In */
ab@2316: #define E1000_MANC_SMB_DATA_IN   0x08000000	/* SMBus Data In */
ab@2316: #define E1000_MANC_SMB_DATA_OUT  0x10000000	/* SMBus Data Out */
ab@2316: #define E1000_MANC_SMB_CLK_OUT   0x20000000	/* SMBus Clock Out */
ab@2316: 
ab@2316: #define E1000_MANC_SMB_DATA_OUT_SHIFT  28	/* SMBus Data Out Shift */
ab@2316: #define E1000_MANC_SMB_CLK_OUT_SHIFT   29	/* SMBus Clock Out Shift */
ab@2316: 
ab@2316: /* SW Semaphore Register */
ab@2316: #define E1000_SWSM_SMBI         0x00000001	/* Driver Semaphore bit */
ab@2316: #define E1000_SWSM_SWESMBI      0x00000002	/* FW Semaphore bit */
ab@2316: #define E1000_SWSM_WMNG         0x00000004	/* Wake MNG Clock */
ab@2316: #define E1000_SWSM_DRV_LOAD     0x00000008	/* Driver Loaded Bit */
ab@2316: 
ab@2316: /* FW Semaphore Register */
ab@2316: #define E1000_FWSM_MODE_MASK    0x0000000E	/* FW mode */
ab@2316: #define E1000_FWSM_MODE_SHIFT            1
ab@2316: #define E1000_FWSM_FW_VALID     0x00008000	/* FW established a valid mode */
ab@2316: 
ab@2316: #define E1000_FWSM_RSPCIPHY        0x00000040	/* Reset PHY on PCI reset */
ab@2316: #define E1000_FWSM_DISSW           0x10000000	/* FW disable SW Write Access */
ab@2316: #define E1000_FWSM_SKUSEL_MASK     0x60000000	/* LAN SKU select */
ab@2316: #define E1000_FWSM_SKUEL_SHIFT     29
ab@2316: #define E1000_FWSM_SKUSEL_EMB      0x0	/* Embedded SKU */
ab@2316: #define E1000_FWSM_SKUSEL_CONS     0x1	/* Consumer SKU */
ab@2316: #define E1000_FWSM_SKUSEL_PERF_100 0x2	/* Perf & Corp 10/100 SKU */
ab@2316: #define E1000_FWSM_SKUSEL_PERF_GBE 0x3	/* Perf & Copr GbE SKU */
ab@2316: 
ab@2316: /* FFLT Debug Register */
ab@2316: #define E1000_FFLT_DBG_INVC     0x00100000	/* Invalid /C/ code handling */
ab@2316: 
ab@2316: typedef enum {
ab@2316: 	e1000_mng_mode_none = 0,
ab@2316: 	e1000_mng_mode_asf,
ab@2316: 	e1000_mng_mode_pt,
ab@2316: 	e1000_mng_mode_ipmi,
ab@2316: 	e1000_mng_mode_host_interface_only
ab@2316: } e1000_mng_mode;
ab@2316: 
ab@2316: /* Host Interface Control Register */
ab@2316: #define E1000_HICR_EN           0x00000001	/* Enable Bit - RO */
ab@2316: #define E1000_HICR_C            0x00000002	/* Driver sets this bit when done
ab@2316: 						 * to put command in RAM */
ab@2316: #define E1000_HICR_SV           0x00000004	/* Status Validity */
ab@2316: #define E1000_HICR_FWR          0x00000080	/* FW reset. Set by the Host */
ab@2316: 
ab@2316: /* Host Interface Command Interface - Address range 0x8800-0x8EFF */
ab@2316: #define E1000_HI_MAX_DATA_LENGTH         252	/* Host Interface data length */
ab@2316: #define E1000_HI_MAX_BLOCK_BYTE_LENGTH  1792	/* Number of bytes in range */
ab@2316: #define E1000_HI_MAX_BLOCK_DWORD_LENGTH  448	/* Number of dwords in range */
ab@2316: #define E1000_HI_COMMAND_TIMEOUT         500	/* Time in ms to process HI command */
ab@2316: 
ab@2316: struct e1000_host_command_header {
ab@2316: 	u8 command_id;
ab@2316: 	u8 command_length;
ab@2316: 	u8 command_options;	/* I/F bits for command, status for return */
ab@2316: 	u8 checksum;
ab@2316: };
ab@2316: struct e1000_host_command_info {
ab@2316: 	struct e1000_host_command_header command_header;	/* Command Head/Command Result Head has 4 bytes */
ab@2316: 	u8 command_data[E1000_HI_MAX_DATA_LENGTH];	/* Command data can length 0..252 */
ab@2316: };
ab@2316: 
ab@2316: /* Host SMB register #0 */
ab@2316: #define E1000_HSMC0R_CLKIN      0x00000001	/* SMB Clock in */
ab@2316: #define E1000_HSMC0R_DATAIN     0x00000002	/* SMB Data in */
ab@2316: #define E1000_HSMC0R_DATAOUT    0x00000004	/* SMB Data out */
ab@2316: #define E1000_HSMC0R_CLKOUT     0x00000008	/* SMB Clock out */
ab@2316: 
ab@2316: /* Host SMB register #1 */
ab@2316: #define E1000_HSMC1R_CLKIN      E1000_HSMC0R_CLKIN
ab@2316: #define E1000_HSMC1R_DATAIN     E1000_HSMC0R_DATAIN
ab@2316: #define E1000_HSMC1R_DATAOUT    E1000_HSMC0R_DATAOUT
ab@2316: #define E1000_HSMC1R_CLKOUT     E1000_HSMC0R_CLKOUT
ab@2316: 
ab@2316: /* FW Status Register */
ab@2316: #define E1000_FWSTS_FWS_MASK    0x000000FF	/* FW Status */
ab@2316: 
ab@2316: /* Wake Up Packet Length */
ab@2316: #define E1000_WUPL_LENGTH_MASK 0x0FFF	/* Only the lower 12 bits are valid */
ab@2316: 
ab@2316: #define E1000_MDALIGN          4096
ab@2316: 
ab@2316: /* PCI-Ex registers*/
ab@2316: 
ab@2316: /* PCI-Ex Control Register */
ab@2316: #define E1000_GCR_RXD_NO_SNOOP          0x00000001
ab@2316: #define E1000_GCR_RXDSCW_NO_SNOOP       0x00000002
ab@2316: #define E1000_GCR_RXDSCR_NO_SNOOP       0x00000004
ab@2316: #define E1000_GCR_TXD_NO_SNOOP          0x00000008
ab@2316: #define E1000_GCR_TXDSCW_NO_SNOOP       0x00000010
ab@2316: #define E1000_GCR_TXDSCR_NO_SNOOP       0x00000020
ab@2316: 
ab@2316: #define PCI_EX_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP         | \
ab@2316:                              E1000_GCR_RXDSCW_NO_SNOOP      | \
ab@2316:                              E1000_GCR_RXDSCR_NO_SNOOP      | \
ab@2316:                              E1000_GCR_TXD_NO_SNOOP         | \
ab@2316:                              E1000_GCR_TXDSCW_NO_SNOOP      | \
ab@2316:                              E1000_GCR_TXDSCR_NO_SNOOP)
ab@2316: 
ab@2316: #define PCI_EX_82566_SNOOP_ALL PCI_EX_NO_SNOOP_ALL
ab@2316: 
ab@2316: #define E1000_GCR_L1_ACT_WITHOUT_L0S_RX 0x08000000
ab@2316: /* Function Active and Power State to MNG */
ab@2316: #define E1000_FACTPS_FUNC0_POWER_STATE_MASK         0x00000003
ab@2316: #define E1000_FACTPS_LAN0_VALID                     0x00000004
ab@2316: #define E1000_FACTPS_FUNC0_AUX_EN                   0x00000008
ab@2316: #define E1000_FACTPS_FUNC1_POWER_STATE_MASK         0x000000C0
ab@2316: #define E1000_FACTPS_FUNC1_POWER_STATE_SHIFT        6
ab@2316: #define E1000_FACTPS_LAN1_VALID                     0x00000100
ab@2316: #define E1000_FACTPS_FUNC1_AUX_EN                   0x00000200
ab@2316: #define E1000_FACTPS_FUNC2_POWER_STATE_MASK         0x00003000
ab@2316: #define E1000_FACTPS_FUNC2_POWER_STATE_SHIFT        12
ab@2316: #define E1000_FACTPS_IDE_ENABLE                     0x00004000
ab@2316: #define E1000_FACTPS_FUNC2_AUX_EN                   0x00008000
ab@2316: #define E1000_FACTPS_FUNC3_POWER_STATE_MASK         0x000C0000
ab@2316: #define E1000_FACTPS_FUNC3_POWER_STATE_SHIFT        18
ab@2316: #define E1000_FACTPS_SP_ENABLE                      0x00100000
ab@2316: #define E1000_FACTPS_FUNC3_AUX_EN                   0x00200000
ab@2316: #define E1000_FACTPS_FUNC4_POWER_STATE_MASK         0x03000000
ab@2316: #define E1000_FACTPS_FUNC4_POWER_STATE_SHIFT        24
ab@2316: #define E1000_FACTPS_IPMI_ENABLE                    0x04000000
ab@2316: #define E1000_FACTPS_FUNC4_AUX_EN                   0x08000000
ab@2316: #define E1000_FACTPS_MNGCG                          0x20000000
ab@2316: #define E1000_FACTPS_LAN_FUNC_SEL                   0x40000000
ab@2316: #define E1000_FACTPS_PM_STATE_CHANGED               0x80000000
ab@2316: 
ab@2316: /* PCI-Ex Config Space */
ab@2316: #define PCI_EX_LINK_STATUS           0x12
ab@2316: #define PCI_EX_LINK_WIDTH_MASK       0x3F0
ab@2316: #define PCI_EX_LINK_WIDTH_SHIFT      4
ab@2316: 
ab@2316: /* EEPROM Commands - Microwire */
ab@2316: #define EEPROM_READ_OPCODE_MICROWIRE  0x6	/* EEPROM read opcode */
ab@2316: #define EEPROM_WRITE_OPCODE_MICROWIRE 0x5	/* EEPROM write opcode */
ab@2316: #define EEPROM_ERASE_OPCODE_MICROWIRE 0x7	/* EEPROM erase opcode */
ab@2316: #define EEPROM_EWEN_OPCODE_MICROWIRE  0x13	/* EEPROM erase/write enable */
ab@2316: #define EEPROM_EWDS_OPCODE_MICROWIRE  0x10	/* EEPROM erase/write disable */
ab@2316: 
ab@2316: /* EEPROM Commands - SPI */
ab@2316: #define EEPROM_MAX_RETRY_SPI        5000	/* Max wait of 5ms, for RDY signal */
ab@2316: #define EEPROM_READ_OPCODE_SPI      0x03	/* EEPROM read opcode */
ab@2316: #define EEPROM_WRITE_OPCODE_SPI     0x02	/* EEPROM write opcode */
ab@2316: #define EEPROM_A8_OPCODE_SPI        0x08	/* opcode bit-3 = address bit-8 */
ab@2316: #define EEPROM_WREN_OPCODE_SPI      0x06	/* EEPROM set Write Enable latch */
ab@2316: #define EEPROM_WRDI_OPCODE_SPI      0x04	/* EEPROM reset Write Enable latch */
ab@2316: #define EEPROM_RDSR_OPCODE_SPI      0x05	/* EEPROM read Status register */
ab@2316: #define EEPROM_WRSR_OPCODE_SPI      0x01	/* EEPROM write Status register */
ab@2316: #define EEPROM_ERASE4K_OPCODE_SPI   0x20	/* EEPROM ERASE 4KB */
ab@2316: #define EEPROM_ERASE64K_OPCODE_SPI  0xD8	/* EEPROM ERASE 64KB */
ab@2316: #define EEPROM_ERASE256_OPCODE_SPI  0xDB	/* EEPROM ERASE 256B */
ab@2316: 
ab@2316: /* EEPROM Size definitions */
ab@2316: #define EEPROM_WORD_SIZE_SHIFT  6
ab@2316: #define EEPROM_SIZE_SHIFT       10
ab@2316: #define EEPROM_SIZE_MASK        0x1C00
ab@2316: 
ab@2316: /* EEPROM Word Offsets */
ab@2316: #define EEPROM_COMPAT                 0x0003
ab@2316: #define EEPROM_ID_LED_SETTINGS        0x0004
ab@2316: #define EEPROM_VERSION                0x0005
ab@2316: #define EEPROM_SERDES_AMPLITUDE       0x0006	/* For SERDES output amplitude adjustment. */
ab@2316: #define EEPROM_PHY_CLASS_WORD         0x0007
ab@2316: #define EEPROM_INIT_CONTROL1_REG      0x000A
ab@2316: #define EEPROM_INIT_CONTROL2_REG      0x000F
ab@2316: #define EEPROM_SWDEF_PINS_CTRL_PORT_1 0x0010
ab@2316: #define EEPROM_INIT_CONTROL3_PORT_B   0x0014
ab@2316: #define EEPROM_INIT_3GIO_3            0x001A
ab@2316: #define EEPROM_SWDEF_PINS_CTRL_PORT_0 0x0020
ab@2316: #define EEPROM_INIT_CONTROL3_PORT_A   0x0024
ab@2316: #define EEPROM_CFG                    0x0012
ab@2316: #define EEPROM_FLASH_VERSION          0x0032
ab@2316: #define EEPROM_CHECKSUM_REG           0x003F
ab@2316: 
ab@2316: #define E1000_EEPROM_CFG_DONE         0x00040000	/* MNG config cycle done */
ab@2316: #define E1000_EEPROM_CFG_DONE_PORT_1  0x00080000	/* ...for second port */
ab@2316: 
ab@2316: /* Word definitions for ID LED Settings */
ab@2316: #define ID_LED_RESERVED_0000 0x0000
ab@2316: #define ID_LED_RESERVED_FFFF 0xFFFF
ab@2316: #define ID_LED_DEFAULT       ((ID_LED_OFF1_ON2 << 12) | \
ab@2316:                               (ID_LED_OFF1_OFF2 << 8) | \
ab@2316:                               (ID_LED_DEF1_DEF2 << 4) | \
ab@2316:                               (ID_LED_DEF1_DEF2))
ab@2316: #define ID_LED_DEF1_DEF2     0x1
ab@2316: #define ID_LED_DEF1_ON2      0x2
ab@2316: #define ID_LED_DEF1_OFF2     0x3
ab@2316: #define ID_LED_ON1_DEF2      0x4
ab@2316: #define ID_LED_ON1_ON2       0x5
ab@2316: #define ID_LED_ON1_OFF2      0x6
ab@2316: #define ID_LED_OFF1_DEF2     0x7
ab@2316: #define ID_LED_OFF1_ON2      0x8
ab@2316: #define ID_LED_OFF1_OFF2     0x9
ab@2316: 
ab@2316: #define IGP_ACTIVITY_LED_MASK   0xFFFFF0FF
ab@2316: #define IGP_ACTIVITY_LED_ENABLE 0x0300
ab@2316: #define IGP_LED3_MODE           0x07000000
ab@2316: 
ab@2316: /* Mask bits for SERDES amplitude adjustment in Word 6 of the EEPROM */
ab@2316: #define EEPROM_SERDES_AMPLITUDE_MASK  0x000F
ab@2316: 
ab@2316: /* Mask bit for PHY class in Word 7 of the EEPROM */
ab@2316: #define EEPROM_PHY_CLASS_A   0x8000
ab@2316: 
ab@2316: /* Mask bits for fields in Word 0x0a of the EEPROM */
ab@2316: #define EEPROM_WORD0A_ILOS   0x0010
ab@2316: #define EEPROM_WORD0A_SWDPIO 0x01E0
ab@2316: #define EEPROM_WORD0A_LRST   0x0200
ab@2316: #define EEPROM_WORD0A_FD     0x0400
ab@2316: #define EEPROM_WORD0A_66MHZ  0x0800
ab@2316: 
ab@2316: /* Mask bits for fields in Word 0x0f of the EEPROM */
ab@2316: #define EEPROM_WORD0F_PAUSE_MASK 0x3000
ab@2316: #define EEPROM_WORD0F_PAUSE      0x1000
ab@2316: #define EEPROM_WORD0F_ASM_DIR    0x2000
ab@2316: #define EEPROM_WORD0F_ANE        0x0800
ab@2316: #define EEPROM_WORD0F_SWPDIO_EXT 0x00F0
ab@2316: #define EEPROM_WORD0F_LPLU       0x0001
ab@2316: 
ab@2316: /* Mask bits for fields in Word 0x10/0x20 of the EEPROM */
ab@2316: #define EEPROM_WORD1020_GIGA_DISABLE         0x0010
ab@2316: #define EEPROM_WORD1020_GIGA_DISABLE_NON_D0A 0x0008
ab@2316: 
ab@2316: /* Mask bits for fields in Word 0x1a of the EEPROM */
ab@2316: #define EEPROM_WORD1A_ASPM_MASK  0x000C
ab@2316: 
ab@2316: /* For checksumming, the sum of all words in the EEPROM should equal 0xBABA. */
ab@2316: #define EEPROM_SUM 0xBABA
ab@2316: 
ab@2316: /* EEPROM Map defines (WORD OFFSETS)*/
ab@2316: #define EEPROM_NODE_ADDRESS_BYTE_0 0
ab@2316: #define EEPROM_PBA_BYTE_1          8
ab@2316: 
ab@2316: #define EEPROM_RESERVED_WORD          0xFFFF
ab@2316: 
ab@2316: /* EEPROM Map Sizes (Byte Counts) */
ab@2316: #define PBA_SIZE 4
ab@2316: 
ab@2316: /* Collision related configuration parameters */
ab@2316: #define E1000_COLLISION_THRESHOLD       15
ab@2316: #define E1000_CT_SHIFT                  4
ab@2316: /* Collision distance is a 0-based value that applies to
ab@2316:  * half-duplex-capable hardware only. */
ab@2316: #define E1000_COLLISION_DISTANCE        63
ab@2316: #define E1000_COLLISION_DISTANCE_82542  64
ab@2316: #define E1000_FDX_COLLISION_DISTANCE    E1000_COLLISION_DISTANCE
ab@2316: #define E1000_HDX_COLLISION_DISTANCE    E1000_COLLISION_DISTANCE
ab@2316: #define E1000_COLD_SHIFT                12
ab@2316: 
ab@2316: /* Number of Transmit and Receive Descriptors must be a multiple of 8 */
ab@2316: #define REQ_TX_DESCRIPTOR_MULTIPLE  8
ab@2316: #define REQ_RX_DESCRIPTOR_MULTIPLE  8
ab@2316: 
ab@2316: /* Default values for the transmit IPG register */
ab@2316: #define DEFAULT_82542_TIPG_IPGT        10
ab@2316: #define DEFAULT_82543_TIPG_IPGT_FIBER  9
ab@2316: #define DEFAULT_82543_TIPG_IPGT_COPPER 8
ab@2316: 
ab@2316: #define E1000_TIPG_IPGT_MASK  0x000003FF
ab@2316: #define E1000_TIPG_IPGR1_MASK 0x000FFC00
ab@2316: #define E1000_TIPG_IPGR2_MASK 0x3FF00000
ab@2316: 
ab@2316: #define DEFAULT_82542_TIPG_IPGR1 2
ab@2316: #define DEFAULT_82543_TIPG_IPGR1 8
ab@2316: #define E1000_TIPG_IPGR1_SHIFT  10
ab@2316: 
ab@2316: #define DEFAULT_82542_TIPG_IPGR2 10
ab@2316: #define DEFAULT_82543_TIPG_IPGR2 6
ab@2316: #define E1000_TIPG_IPGR2_SHIFT  20
ab@2316: 
ab@2316: #define E1000_TXDMAC_DPP 0x00000001
ab@2316: 
ab@2316: /* Adaptive IFS defines */
ab@2316: #define TX_THRESHOLD_START     8
ab@2316: #define TX_THRESHOLD_INCREMENT 10
ab@2316: #define TX_THRESHOLD_DECREMENT 1
ab@2316: #define TX_THRESHOLD_STOP      190
ab@2316: #define TX_THRESHOLD_DISABLE   0
ab@2316: #define TX_THRESHOLD_TIMER_MS  10000
ab@2316: #define MIN_NUM_XMITS          1000
ab@2316: #define IFS_MAX                80
ab@2316: #define IFS_STEP               10
ab@2316: #define IFS_MIN                40
ab@2316: #define IFS_RATIO              4
ab@2316: 
ab@2316: /* Extended Configuration Control and Size */
ab@2316: #define E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE 0x00000001
ab@2316: #define E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE  0x00000002
ab@2316: #define E1000_EXTCNF_CTRL_D_UD_ENABLE       0x00000004
ab@2316: #define E1000_EXTCNF_CTRL_D_UD_LATENCY      0x00000008
ab@2316: #define E1000_EXTCNF_CTRL_D_UD_OWNER        0x00000010
ab@2316: #define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP 0x00000020
ab@2316: #define E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP 0x00000040
ab@2316: #define E1000_EXTCNF_CTRL_EXT_CNF_POINTER   0x0FFF0000
ab@2316: 
ab@2316: #define E1000_EXTCNF_SIZE_EXT_PHY_LENGTH    0x000000FF
ab@2316: #define E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH   0x0000FF00
ab@2316: #define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH   0x00FF0000
ab@2316: #define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE  0x00000001
ab@2316: #define E1000_EXTCNF_CTRL_SWFLAG            0x00000020
ab@2316: 
ab@2316: /* PBA constants */
ab@2316: #define E1000_PBA_8K 0x0008	/* 8KB, default Rx allocation */
ab@2316: #define E1000_PBA_12K 0x000C	/* 12KB, default Rx allocation */
ab@2316: #define E1000_PBA_16K 0x0010	/* 16KB, default TX allocation */
ab@2316: #define E1000_PBA_20K 0x0014
ab@2316: #define E1000_PBA_22K 0x0016
ab@2316: #define E1000_PBA_24K 0x0018
ab@2316: #define E1000_PBA_30K 0x001E
ab@2316: #define E1000_PBA_32K 0x0020
ab@2316: #define E1000_PBA_34K 0x0022
ab@2316: #define E1000_PBA_38K 0x0026
ab@2316: #define E1000_PBA_40K 0x0028
ab@2316: #define E1000_PBA_48K 0x0030	/* 48KB, default RX allocation */
ab@2316: 
ab@2316: #define E1000_PBS_16K E1000_PBA_16K
ab@2316: 
ab@2316: /* Flow Control Constants */
ab@2316: #define FLOW_CONTROL_ADDRESS_LOW  0x00C28001
ab@2316: #define FLOW_CONTROL_ADDRESS_HIGH 0x00000100
ab@2316: #define FLOW_CONTROL_TYPE         0x8808
ab@2316: 
ab@2316: /* The historical defaults for the flow control values are given below. */
ab@2316: #define FC_DEFAULT_HI_THRESH        (0x8000)	/* 32KB */
ab@2316: #define FC_DEFAULT_LO_THRESH        (0x4000)	/* 16KB */
ab@2316: #define FC_DEFAULT_TX_TIMER         (0x100)	/* ~130 us */
ab@2316: 
ab@2316: /* PCIX Config space */
ab@2316: #define PCIX_COMMAND_REGISTER    0xE6
ab@2316: #define PCIX_STATUS_REGISTER_LO  0xE8
ab@2316: #define PCIX_STATUS_REGISTER_HI  0xEA
ab@2316: 
ab@2316: #define PCIX_COMMAND_MMRBC_MASK      0x000C
ab@2316: #define PCIX_COMMAND_MMRBC_SHIFT     0x2
ab@2316: #define PCIX_STATUS_HI_MMRBC_MASK    0x0060
ab@2316: #define PCIX_STATUS_HI_MMRBC_SHIFT   0x5
ab@2316: #define PCIX_STATUS_HI_MMRBC_4K      0x3
ab@2316: #define PCIX_STATUS_HI_MMRBC_2K      0x2
ab@2316: 
ab@2316: /* Number of bits required to shift right the "pause" bits from the
ab@2316:  * EEPROM (bits 13:12) to the "pause" (bits 8:7) field in the TXCW register.
ab@2316:  */
ab@2316: #define PAUSE_SHIFT 5
ab@2316: 
ab@2316: /* Number of bits required to shift left the "SWDPIO" bits from the
ab@2316:  * EEPROM (bits 8:5) to the "SWDPIO" (bits 25:22) field in the CTRL register.
ab@2316:  */
ab@2316: #define SWDPIO_SHIFT 17
ab@2316: 
ab@2316: /* Number of bits required to shift left the "SWDPIO_EXT" bits from the
ab@2316:  * EEPROM word F (bits 7:4) to the bits 11:8 of The Extended CTRL register.
ab@2316:  */
ab@2316: #define SWDPIO__EXT_SHIFT 4
ab@2316: 
ab@2316: /* Number of bits required to shift left the "ILOS" bit from the EEPROM
ab@2316:  * (bit 4) to the "ILOS" (bit 7) field in the CTRL register.
ab@2316:  */
ab@2316: #define ILOS_SHIFT  3
ab@2316: 
ab@2316: #define RECEIVE_BUFFER_ALIGN_SIZE  (256)
ab@2316: 
ab@2316: /* Number of milliseconds we wait for auto-negotiation to complete */
ab@2316: #define LINK_UP_TIMEOUT             500
ab@2316: 
ab@2316: /* Number of milliseconds we wait for Eeprom auto read bit done after MAC reset */
ab@2316: #define AUTO_READ_DONE_TIMEOUT      10
ab@2316: /* Number of milliseconds we wait for PHY configuration done after MAC reset */
ab@2316: #define PHY_CFG_TIMEOUT             100
ab@2316: 
ab@2316: #define E1000_TX_BUFFER_SIZE ((u32)1514)
ab@2316: 
ab@2316: /* The carrier extension symbol, as received by the NIC. */
ab@2316: #define CARRIER_EXTENSION   0x0F
ab@2316: 
ab@2316: /* TBI_ACCEPT macro definition:
ab@2316:  *
ab@2316:  * This macro requires:
ab@2316:  *      adapter = a pointer to struct e1000_hw
ab@2316:  *      status = the 8 bit status field of the RX descriptor with EOP set
ab@2316:  *      error = the 8 bit error field of the RX descriptor with EOP set
ab@2316:  *      length = the sum of all the length fields of the RX descriptors that
ab@2316:  *               make up the current frame
ab@2316:  *      last_byte = the last byte of the frame DMAed by the hardware
ab@2316:  *      max_frame_length = the maximum frame length we want to accept.
ab@2316:  *      min_frame_length = the minimum frame length we want to accept.
ab@2316:  *
ab@2316:  * This macro is a conditional that should be used in the interrupt
ab@2316:  * handler's Rx processing routine when RxErrors have been detected.
ab@2316:  *
ab@2316:  * Typical use:
ab@2316:  *  ...
ab@2316:  *  if (TBI_ACCEPT) {
ab@2316:  *      accept_frame = true;
ab@2316:  *      e1000_tbi_adjust_stats(adapter, MacAddress);
ab@2316:  *      frame_length--;
ab@2316:  *  } else {
ab@2316:  *      accept_frame = false;
ab@2316:  *  }
ab@2316:  *  ...
ab@2316:  */
ab@2316: 
ab@2316: #define TBI_ACCEPT(adapter, status, errors, length, last_byte) \
ab@2316:     ((adapter)->tbi_compatibility_on && \
ab@2316:      (((errors) & E1000_RXD_ERR_FRAME_ERR_MASK) == E1000_RXD_ERR_CE) && \
ab@2316:      ((last_byte) == CARRIER_EXTENSION) && \
ab@2316:      (((status) & E1000_RXD_STAT_VP) ? \
ab@2316:           (((length) > ((adapter)->min_frame_size - VLAN_TAG_SIZE)) && \
ab@2316:            ((length) <= ((adapter)->max_frame_size + 1))) : \
ab@2316:           (((length) > (adapter)->min_frame_size) && \
ab@2316:            ((length) <= ((adapter)->max_frame_size + VLAN_TAG_SIZE + 1)))))
ab@2316: 
ab@2316: /* Structures, enums, and macros for the PHY */
ab@2316: 
ab@2316: /* Bit definitions for the Management Data IO (MDIO) and Management Data
ab@2316:  * Clock (MDC) pins in the Device Control Register.
ab@2316:  */
ab@2316: #define E1000_CTRL_PHY_RESET_DIR  E1000_CTRL_SWDPIO0
ab@2316: #define E1000_CTRL_PHY_RESET      E1000_CTRL_SWDPIN0
ab@2316: #define E1000_CTRL_MDIO_DIR       E1000_CTRL_SWDPIO2
ab@2316: #define E1000_CTRL_MDIO           E1000_CTRL_SWDPIN2
ab@2316: #define E1000_CTRL_MDC_DIR        E1000_CTRL_SWDPIO3
ab@2316: #define E1000_CTRL_MDC            E1000_CTRL_SWDPIN3
ab@2316: #define E1000_CTRL_PHY_RESET_DIR4 E1000_CTRL_EXT_SDP4_DIR
ab@2316: #define E1000_CTRL_PHY_RESET4     E1000_CTRL_EXT_SDP4_DATA
ab@2316: 
ab@2316: /* PHY 1000 MII Register/Bit Definitions */
ab@2316: /* PHY Registers defined by IEEE */
ab@2316: #define PHY_CTRL         0x00	/* Control Register */
ab@2316: #define PHY_STATUS       0x01	/* Status Register */
ab@2316: #define PHY_ID1          0x02	/* Phy Id Reg (word 1) */
ab@2316: #define PHY_ID2          0x03	/* Phy Id Reg (word 2) */
ab@2316: #define PHY_AUTONEG_ADV  0x04	/* Autoneg Advertisement */
ab@2316: #define PHY_LP_ABILITY   0x05	/* Link Partner Ability (Base Page) */
ab@2316: #define PHY_AUTONEG_EXP  0x06	/* Autoneg Expansion Reg */
ab@2316: #define PHY_NEXT_PAGE_TX 0x07	/* Next Page TX */
ab@2316: #define PHY_LP_NEXT_PAGE 0x08	/* Link Partner Next Page */
ab@2316: #define PHY_1000T_CTRL   0x09	/* 1000Base-T Control Reg */
ab@2316: #define PHY_1000T_STATUS 0x0A	/* 1000Base-T Status Reg */
ab@2316: #define PHY_EXT_STATUS   0x0F	/* Extended Status Reg */
ab@2316: 
ab@2316: #define MAX_PHY_REG_ADDRESS        0x1F	/* 5 bit address bus (0-0x1F) */
ab@2316: #define MAX_PHY_MULTI_PAGE_REG     0xF	/* Registers equal on all pages */
ab@2316: 
ab@2316: /* M88E1000 Specific Registers */
ab@2316: #define M88E1000_PHY_SPEC_CTRL     0x10	/* PHY Specific Control Register */
ab@2316: #define M88E1000_PHY_SPEC_STATUS   0x11	/* PHY Specific Status Register */
ab@2316: #define M88E1000_INT_ENABLE        0x12	/* Interrupt Enable Register */
ab@2316: #define M88E1000_INT_STATUS        0x13	/* Interrupt Status Register */
ab@2316: #define M88E1000_EXT_PHY_SPEC_CTRL 0x14	/* Extended PHY Specific Control */
ab@2316: #define M88E1000_RX_ERR_CNTR       0x15	/* Receive Error Counter */
ab@2316: 
ab@2316: #define M88E1000_PHY_EXT_CTRL      0x1A	/* PHY extend control register */
ab@2316: #define M88E1000_PHY_PAGE_SELECT   0x1D	/* Reg 29 for page number setting */
ab@2316: #define M88E1000_PHY_GEN_CONTROL   0x1E	/* Its meaning depends on reg 29 */
ab@2316: #define M88E1000_PHY_VCO_REG_BIT8  0x100	/* Bits 8 & 11 are adjusted for */
ab@2316: #define M88E1000_PHY_VCO_REG_BIT11 0x800	/* improved BER performance */
ab@2316: 
ab@2316: #define IGP01E1000_IEEE_REGS_PAGE  0x0000
ab@2316: #define IGP01E1000_IEEE_RESTART_AUTONEG 0x3300
ab@2316: #define IGP01E1000_IEEE_FORCE_GIGA      0x0140
ab@2316: 
ab@2316: /* IGP01E1000 Specific Registers */
ab@2316: #define IGP01E1000_PHY_PORT_CONFIG 0x10	/* PHY Specific Port Config Register */
ab@2316: #define IGP01E1000_PHY_PORT_STATUS 0x11	/* PHY Specific Status Register */
ab@2316: #define IGP01E1000_PHY_PORT_CTRL   0x12	/* PHY Specific Control Register */
ab@2316: #define IGP01E1000_PHY_LINK_HEALTH 0x13	/* PHY Link Health Register */
ab@2316: #define IGP01E1000_GMII_FIFO       0x14	/* GMII FIFO Register */
ab@2316: #define IGP01E1000_PHY_CHANNEL_QUALITY 0x15	/* PHY Channel Quality Register */
ab@2316: #define IGP02E1000_PHY_POWER_MGMT      0x19
ab@2316: #define IGP01E1000_PHY_PAGE_SELECT     0x1F	/* PHY Page Select Core Register */
ab@2316: 
ab@2316: /* IGP01E1000 AGC Registers - stores the cable length values*/
ab@2316: #define IGP01E1000_PHY_AGC_A        0x1172
ab@2316: #define IGP01E1000_PHY_AGC_B        0x1272
ab@2316: #define IGP01E1000_PHY_AGC_C        0x1472
ab@2316: #define IGP01E1000_PHY_AGC_D        0x1872
ab@2316: 
ab@2316: /* IGP02E1000 AGC Registers for cable length values */
ab@2316: #define IGP02E1000_PHY_AGC_A        0x11B1
ab@2316: #define IGP02E1000_PHY_AGC_B        0x12B1
ab@2316: #define IGP02E1000_PHY_AGC_C        0x14B1
ab@2316: #define IGP02E1000_PHY_AGC_D        0x18B1
ab@2316: 
ab@2316: /* IGP01E1000 DSP Reset Register */
ab@2316: #define IGP01E1000_PHY_DSP_RESET   0x1F33
ab@2316: #define IGP01E1000_PHY_DSP_SET     0x1F71
ab@2316: #define IGP01E1000_PHY_DSP_FFE     0x1F35
ab@2316: 
ab@2316: #define IGP01E1000_PHY_CHANNEL_NUM    4
ab@2316: #define IGP02E1000_PHY_CHANNEL_NUM    4
ab@2316: 
ab@2316: #define IGP01E1000_PHY_AGC_PARAM_A    0x1171
ab@2316: #define IGP01E1000_PHY_AGC_PARAM_B    0x1271
ab@2316: #define IGP01E1000_PHY_AGC_PARAM_C    0x1471
ab@2316: #define IGP01E1000_PHY_AGC_PARAM_D    0x1871
ab@2316: 
ab@2316: #define IGP01E1000_PHY_EDAC_MU_INDEX        0xC000
ab@2316: #define IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS 0x8000
ab@2316: 
ab@2316: #define IGP01E1000_PHY_ANALOG_TX_STATE      0x2890
ab@2316: #define IGP01E1000_PHY_ANALOG_CLASS_A       0x2000
ab@2316: #define IGP01E1000_PHY_FORCE_ANALOG_ENABLE  0x0004
ab@2316: #define IGP01E1000_PHY_DSP_FFE_CM_CP        0x0069
ab@2316: 
ab@2316: #define IGP01E1000_PHY_DSP_FFE_DEFAULT      0x002A
ab@2316: /* IGP01E1000 PCS Initialization register - stores the polarity status when
ab@2316:  * speed = 1000 Mbps. */
ab@2316: #define IGP01E1000_PHY_PCS_INIT_REG  0x00B4
ab@2316: #define IGP01E1000_PHY_PCS_CTRL_REG  0x00B5
ab@2316: 
ab@2316: #define IGP01E1000_ANALOG_REGS_PAGE  0x20C0
ab@2316: 
ab@2316: /* PHY Control Register */
ab@2316: #define MII_CR_SPEED_SELECT_MSB 0x0040	/* bits 6,13: 10=1000, 01=100, 00=10 */
ab@2316: #define MII_CR_COLL_TEST_ENABLE 0x0080	/* Collision test enable */
ab@2316: #define MII_CR_FULL_DUPLEX      0x0100	/* FDX =1, half duplex =0 */
ab@2316: #define MII_CR_RESTART_AUTO_NEG 0x0200	/* Restart auto negotiation */
ab@2316: #define MII_CR_ISOLATE          0x0400	/* Isolate PHY from MII */
ab@2316: #define MII_CR_POWER_DOWN       0x0800	/* Power down */
ab@2316: #define MII_CR_AUTO_NEG_EN      0x1000	/* Auto Neg Enable */
ab@2316: #define MII_CR_SPEED_SELECT_LSB 0x2000	/* bits 6,13: 10=1000, 01=100, 00=10 */
ab@2316: #define MII_CR_LOOPBACK         0x4000	/* 0 = normal, 1 = loopback */
ab@2316: #define MII_CR_RESET            0x8000	/* 0 = normal, 1 = PHY reset */
ab@2316: 
ab@2316: /* PHY Status Register */
ab@2316: #define MII_SR_EXTENDED_CAPS     0x0001	/* Extended register capabilities */
ab@2316: #define MII_SR_JABBER_DETECT     0x0002	/* Jabber Detected */
ab@2316: #define MII_SR_LINK_STATUS       0x0004	/* Link Status 1 = link */
ab@2316: #define MII_SR_AUTONEG_CAPS      0x0008	/* Auto Neg Capable */
ab@2316: #define MII_SR_REMOTE_FAULT      0x0010	/* Remote Fault Detect */
ab@2316: #define MII_SR_AUTONEG_COMPLETE  0x0020	/* Auto Neg Complete */
ab@2316: #define MII_SR_PREAMBLE_SUPPRESS 0x0040	/* Preamble may be suppressed */
ab@2316: #define MII_SR_EXTENDED_STATUS   0x0100	/* Ext. status info in Reg 0x0F */
ab@2316: #define MII_SR_100T2_HD_CAPS     0x0200	/* 100T2 Half Duplex Capable */
ab@2316: #define MII_SR_100T2_FD_CAPS     0x0400	/* 100T2 Full Duplex Capable */
ab@2316: #define MII_SR_10T_HD_CAPS       0x0800	/* 10T   Half Duplex Capable */
ab@2316: #define MII_SR_10T_FD_CAPS       0x1000	/* 10T   Full Duplex Capable */
ab@2316: #define MII_SR_100X_HD_CAPS      0x2000	/* 100X  Half Duplex Capable */
ab@2316: #define MII_SR_100X_FD_CAPS      0x4000	/* 100X  Full Duplex Capable */
ab@2316: #define MII_SR_100T4_CAPS        0x8000	/* 100T4 Capable */
ab@2316: 
ab@2316: /* Autoneg Advertisement Register */
ab@2316: #define NWAY_AR_SELECTOR_FIELD 0x0001	/* indicates IEEE 802.3 CSMA/CD */
ab@2316: #define NWAY_AR_10T_HD_CAPS    0x0020	/* 10T   Half Duplex Capable */
ab@2316: #define NWAY_AR_10T_FD_CAPS    0x0040	/* 10T   Full Duplex Capable */
ab@2316: #define NWAY_AR_100TX_HD_CAPS  0x0080	/* 100TX Half Duplex Capable */
ab@2316: #define NWAY_AR_100TX_FD_CAPS  0x0100	/* 100TX Full Duplex Capable */
ab@2316: #define NWAY_AR_100T4_CAPS     0x0200	/* 100T4 Capable */
ab@2316: #define NWAY_AR_PAUSE          0x0400	/* Pause operation desired */
ab@2316: #define NWAY_AR_ASM_DIR        0x0800	/* Asymmetric Pause Direction bit */
ab@2316: #define NWAY_AR_REMOTE_FAULT   0x2000	/* Remote Fault detected */
ab@2316: #define NWAY_AR_NEXT_PAGE      0x8000	/* Next Page ability supported */
ab@2316: 
ab@2316: /* Link Partner Ability Register (Base Page) */
ab@2316: #define NWAY_LPAR_SELECTOR_FIELD 0x0000	/* LP protocol selector field */
ab@2316: #define NWAY_LPAR_10T_HD_CAPS    0x0020	/* LP is 10T   Half Duplex Capable */
ab@2316: #define NWAY_LPAR_10T_FD_CAPS    0x0040	/* LP is 10T   Full Duplex Capable */
ab@2316: #define NWAY_LPAR_100TX_HD_CAPS  0x0080	/* LP is 100TX Half Duplex Capable */
ab@2316: #define NWAY_LPAR_100TX_FD_CAPS  0x0100	/* LP is 100TX Full Duplex Capable */
ab@2316: #define NWAY_LPAR_100T4_CAPS     0x0200	/* LP is 100T4 Capable */
ab@2316: #define NWAY_LPAR_PAUSE          0x0400	/* LP Pause operation desired */
ab@2316: #define NWAY_LPAR_ASM_DIR        0x0800	/* LP Asymmetric Pause Direction bit */
ab@2316: #define NWAY_LPAR_REMOTE_FAULT   0x2000	/* LP has detected Remote Fault */
ab@2316: #define NWAY_LPAR_ACKNOWLEDGE    0x4000	/* LP has rx'd link code word */
ab@2316: #define NWAY_LPAR_NEXT_PAGE      0x8000	/* Next Page ability supported */
ab@2316: 
ab@2316: /* Autoneg Expansion Register */
ab@2316: #define NWAY_ER_LP_NWAY_CAPS      0x0001	/* LP has Auto Neg Capability */
ab@2316: #define NWAY_ER_PAGE_RXD          0x0002	/* LP is 10T   Half Duplex Capable */
ab@2316: #define NWAY_ER_NEXT_PAGE_CAPS    0x0004	/* LP is 10T   Full Duplex Capable */
ab@2316: #define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008	/* LP is 100TX Half Duplex Capable */
ab@2316: #define NWAY_ER_PAR_DETECT_FAULT  0x0010	/* LP is 100TX Full Duplex Capable */
ab@2316: 
ab@2316: /* Next Page TX Register */
ab@2316: #define NPTX_MSG_CODE_FIELD 0x0001	/* NP msg code or unformatted data */
ab@2316: #define NPTX_TOGGLE         0x0800	/* Toggles between exchanges
ab@2316: 					 * of different NP
ab@2316: 					 */
ab@2316: #define NPTX_ACKNOWLDGE2    0x1000	/* 1 = will comply with msg
ab@2316: 					 * 0 = cannot comply with msg
ab@2316: 					 */
ab@2316: #define NPTX_MSG_PAGE       0x2000	/* formatted(1)/unformatted(0) pg */
ab@2316: #define NPTX_NEXT_PAGE      0x8000	/* 1 = addition NP will follow
ab@2316: 					 * 0 = sending last NP
ab@2316: 					 */
ab@2316: 
ab@2316: /* Link Partner Next Page Register */
ab@2316: #define LP_RNPR_MSG_CODE_FIELD 0x0001	/* NP msg code or unformatted data */
ab@2316: #define LP_RNPR_TOGGLE         0x0800	/* Toggles between exchanges
ab@2316: 					 * of different NP
ab@2316: 					 */
ab@2316: #define LP_RNPR_ACKNOWLDGE2    0x1000	/* 1 = will comply with msg
ab@2316: 					 * 0 = cannot comply with msg
ab@2316: 					 */
ab@2316: #define LP_RNPR_MSG_PAGE       0x2000	/* formatted(1)/unformatted(0) pg */
ab@2316: #define LP_RNPR_ACKNOWLDGE     0x4000	/* 1 = ACK / 0 = NO ACK */
ab@2316: #define LP_RNPR_NEXT_PAGE      0x8000	/* 1 = addition NP will follow
ab@2316: 					 * 0 = sending last NP
ab@2316: 					 */
ab@2316: 
ab@2316: /* 1000BASE-T Control Register */
ab@2316: #define CR_1000T_ASYM_PAUSE      0x0080	/* Advertise asymmetric pause bit */
ab@2316: #define CR_1000T_HD_CAPS         0x0100	/* Advertise 1000T HD capability */
ab@2316: #define CR_1000T_FD_CAPS         0x0200	/* Advertise 1000T FD capability  */
ab@2316: #define CR_1000T_REPEATER_DTE    0x0400	/* 1=Repeater/switch device port */
ab@2316: 					/* 0=DTE device */
ab@2316: #define CR_1000T_MS_VALUE        0x0800	/* 1=Configure PHY as Master */
ab@2316: 					/* 0=Configure PHY as Slave */
ab@2316: #define CR_1000T_MS_ENABLE       0x1000	/* 1=Master/Slave manual config value */
ab@2316: 					/* 0=Automatic Master/Slave config */
ab@2316: #define CR_1000T_TEST_MODE_NORMAL 0x0000	/* Normal Operation */
ab@2316: #define CR_1000T_TEST_MODE_1     0x2000	/* Transmit Waveform test */
ab@2316: #define CR_1000T_TEST_MODE_2     0x4000	/* Master Transmit Jitter test */
ab@2316: #define CR_1000T_TEST_MODE_3     0x6000	/* Slave Transmit Jitter test */
ab@2316: #define CR_1000T_TEST_MODE_4     0x8000	/* Transmitter Distortion test */
ab@2316: 
ab@2316: /* 1000BASE-T Status Register */
ab@2316: #define SR_1000T_IDLE_ERROR_CNT   0x00FF	/* Num idle errors since last read */
ab@2316: #define SR_1000T_ASYM_PAUSE_DIR   0x0100	/* LP asymmetric pause direction bit */
ab@2316: #define SR_1000T_LP_HD_CAPS       0x0400	/* LP is 1000T HD capable */
ab@2316: #define SR_1000T_LP_FD_CAPS       0x0800	/* LP is 1000T FD capable */
ab@2316: #define SR_1000T_REMOTE_RX_STATUS 0x1000	/* Remote receiver OK */
ab@2316: #define SR_1000T_LOCAL_RX_STATUS  0x2000	/* Local receiver OK */
ab@2316: #define SR_1000T_MS_CONFIG_RES    0x4000	/* 1=Local TX is Master, 0=Slave */
ab@2316: #define SR_1000T_MS_CONFIG_FAULT  0x8000	/* Master/Slave config fault */
ab@2316: #define SR_1000T_REMOTE_RX_STATUS_SHIFT          12
ab@2316: #define SR_1000T_LOCAL_RX_STATUS_SHIFT           13
ab@2316: #define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT    5
ab@2316: #define FFE_IDLE_ERR_COUNT_TIMEOUT_20            20
ab@2316: #define FFE_IDLE_ERR_COUNT_TIMEOUT_100           100
ab@2316: 
ab@2316: /* Extended Status Register */
ab@2316: #define IEEE_ESR_1000T_HD_CAPS 0x1000	/* 1000T HD capable */
ab@2316: #define IEEE_ESR_1000T_FD_CAPS 0x2000	/* 1000T FD capable */
ab@2316: #define IEEE_ESR_1000X_HD_CAPS 0x4000	/* 1000X HD capable */
ab@2316: #define IEEE_ESR_1000X_FD_CAPS 0x8000	/* 1000X FD capable */
ab@2316: 
ab@2316: #define PHY_TX_POLARITY_MASK   0x0100	/* register 10h bit 8 (polarity bit) */
ab@2316: #define PHY_TX_NORMAL_POLARITY 0	/* register 10h bit 8 (normal polarity) */
ab@2316: 
ab@2316: #define AUTO_POLARITY_DISABLE  0x0010	/* register 11h bit 4 */
ab@2316: 				      /* (0=enable, 1=disable) */
ab@2316: 
ab@2316: /* M88E1000 PHY Specific Control Register */
ab@2316: #define M88E1000_PSCR_JABBER_DISABLE    0x0001	/* 1=Jabber Function disabled */
ab@2316: #define M88E1000_PSCR_POLARITY_REVERSAL 0x0002	/* 1=Polarity Reversal enabled */
ab@2316: #define M88E1000_PSCR_SQE_TEST          0x0004	/* 1=SQE Test enabled */
ab@2316: #define M88E1000_PSCR_CLK125_DISABLE    0x0010	/* 1=CLK125 low,
ab@2316: 						 * 0=CLK125 toggling
ab@2316: 						 */
ab@2316: #define M88E1000_PSCR_MDI_MANUAL_MODE  0x0000	/* MDI Crossover Mode bits 6:5 */
ab@2316: 					       /* Manual MDI configuration */
ab@2316: #define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020	/* Manual MDIX configuration */
ab@2316: #define M88E1000_PSCR_AUTO_X_1000T     0x0040	/* 1000BASE-T: Auto crossover,
ab@2316: 						 *  100BASE-TX/10BASE-T:
ab@2316: 						 *  MDI Mode
ab@2316: 						 */
ab@2316: #define M88E1000_PSCR_AUTO_X_MODE      0x0060	/* Auto crossover enabled
ab@2316: 						 * all speeds.
ab@2316: 						 */
ab@2316: #define M88E1000_PSCR_10BT_EXT_DIST_ENABLE 0x0080
ab@2316: 					/* 1=Enable Extended 10BASE-T distance
ab@2316: 					 * (Lower 10BASE-T RX Threshold)
ab@2316: 					 * 0=Normal 10BASE-T RX Threshold */
ab@2316: #define M88E1000_PSCR_MII_5BIT_ENABLE      0x0100
ab@2316: 					/* 1=5-Bit interface in 100BASE-TX
ab@2316: 					 * 0=MII interface in 100BASE-TX */
ab@2316: #define M88E1000_PSCR_SCRAMBLER_DISABLE    0x0200	/* 1=Scrambler disable */
ab@2316: #define M88E1000_PSCR_FORCE_LINK_GOOD      0x0400	/* 1=Force link good */
ab@2316: #define M88E1000_PSCR_ASSERT_CRS_ON_TX     0x0800	/* 1=Assert CRS on Transmit */
ab@2316: 
ab@2316: #define M88E1000_PSCR_POLARITY_REVERSAL_SHIFT    1
ab@2316: #define M88E1000_PSCR_AUTO_X_MODE_SHIFT          5
ab@2316: #define M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT 7
ab@2316: 
ab@2316: /* M88E1000 PHY Specific Status Register */
ab@2316: #define M88E1000_PSSR_JABBER             0x0001	/* 1=Jabber */
ab@2316: #define M88E1000_PSSR_REV_POLARITY       0x0002	/* 1=Polarity reversed */
ab@2316: #define M88E1000_PSSR_DOWNSHIFT          0x0020	/* 1=Downshifted */
ab@2316: #define M88E1000_PSSR_MDIX               0x0040	/* 1=MDIX; 0=MDI */
ab@2316: #define M88E1000_PSSR_CABLE_LENGTH       0x0380	/* 0=<50M;1=50-80M;2=80-110M;
ab@2316: 						 * 3=110-140M;4=>140M */
ab@2316: #define M88E1000_PSSR_LINK               0x0400	/* 1=Link up, 0=Link down */
ab@2316: #define M88E1000_PSSR_SPD_DPLX_RESOLVED  0x0800	/* 1=Speed & Duplex resolved */
ab@2316: #define M88E1000_PSSR_PAGE_RCVD          0x1000	/* 1=Page received */
ab@2316: #define M88E1000_PSSR_DPLX               0x2000	/* 1=Duplex 0=Half Duplex */
ab@2316: #define M88E1000_PSSR_SPEED              0xC000	/* Speed, bits 14:15 */
ab@2316: #define M88E1000_PSSR_10MBS              0x0000	/* 00=10Mbs */
ab@2316: #define M88E1000_PSSR_100MBS             0x4000	/* 01=100Mbs */
ab@2316: #define M88E1000_PSSR_1000MBS            0x8000	/* 10=1000Mbs */
ab@2316: 
ab@2316: #define M88E1000_PSSR_REV_POLARITY_SHIFT 1
ab@2316: #define M88E1000_PSSR_DOWNSHIFT_SHIFT    5
ab@2316: #define M88E1000_PSSR_MDIX_SHIFT         6
ab@2316: #define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7
ab@2316: 
ab@2316: /* M88E1000 Extended PHY Specific Control Register */
ab@2316: #define M88E1000_EPSCR_FIBER_LOOPBACK 0x4000	/* 1=Fiber loopback */
ab@2316: #define M88E1000_EPSCR_DOWN_NO_IDLE   0x8000	/* 1=Lost lock detect enabled.
ab@2316: 						 * Will assert lost lock and bring
ab@2316: 						 * link down if idle not seen
ab@2316: 						 * within 1ms in 1000BASE-T
ab@2316: 						 */
ab@2316: /* Number of times we will attempt to autonegotiate before downshifting if we
ab@2316:  * are the master */
ab@2316: #define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00
ab@2316: #define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X   0x0000
ab@2316: #define M88E1000_EPSCR_MASTER_DOWNSHIFT_2X   0x0400
ab@2316: #define M88E1000_EPSCR_MASTER_DOWNSHIFT_3X   0x0800
ab@2316: #define M88E1000_EPSCR_MASTER_DOWNSHIFT_4X   0x0C00
ab@2316: /* Number of times we will attempt to autonegotiate before downshifting if we
ab@2316:  * are the slave */
ab@2316: #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK  0x0300
ab@2316: #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS   0x0000
ab@2316: #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X    0x0100
ab@2316: #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X    0x0200
ab@2316: #define M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X    0x0300
ab@2316: #define M88E1000_EPSCR_TX_CLK_2_5     0x0060	/* 2.5 MHz TX_CLK */
ab@2316: #define M88E1000_EPSCR_TX_CLK_25      0x0070	/* 25  MHz TX_CLK */
ab@2316: #define M88E1000_EPSCR_TX_CLK_0       0x0000	/* NO  TX_CLK */
ab@2316: 
ab@2316: /* M88EC018 Rev 2 specific DownShift settings */
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK  0x0E00
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X    0x0000
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X    0x0200
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X    0x0400
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X    0x0600
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X    0x0800
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X    0x0A00
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X    0x0C00
ab@2316: #define M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X    0x0E00
ab@2316: 
ab@2316: /* IGP01E1000 Specific Port Config Register - R/W */
ab@2316: #define IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT  0x0010
ab@2316: #define IGP01E1000_PSCFR_PRE_EN                0x0020
ab@2316: #define IGP01E1000_PSCFR_SMART_SPEED           0x0080
ab@2316: #define IGP01E1000_PSCFR_DISABLE_TPLOOPBACK    0x0100
ab@2316: #define IGP01E1000_PSCFR_DISABLE_JABBER        0x0400
ab@2316: #define IGP01E1000_PSCFR_DISABLE_TRANSMIT      0x2000
ab@2316: 
ab@2316: /* IGP01E1000 Specific Port Status Register - R/O */
ab@2316: #define IGP01E1000_PSSR_AUTONEG_FAILED         0x0001	/* RO LH SC */
ab@2316: #define IGP01E1000_PSSR_POLARITY_REVERSED      0x0002
ab@2316: #define IGP01E1000_PSSR_CABLE_LENGTH           0x007C
ab@2316: #define IGP01E1000_PSSR_FULL_DUPLEX            0x0200
ab@2316: #define IGP01E1000_PSSR_LINK_UP                0x0400
ab@2316: #define IGP01E1000_PSSR_MDIX                   0x0800
ab@2316: #define IGP01E1000_PSSR_SPEED_MASK             0xC000	/* speed bits mask */
ab@2316: #define IGP01E1000_PSSR_SPEED_10MBPS           0x4000
ab@2316: #define IGP01E1000_PSSR_SPEED_100MBPS          0x8000
ab@2316: #define IGP01E1000_PSSR_SPEED_1000MBPS         0xC000
ab@2316: #define IGP01E1000_PSSR_CABLE_LENGTH_SHIFT     0x0002	/* shift right 2 */
ab@2316: #define IGP01E1000_PSSR_MDIX_SHIFT             0x000B	/* shift right 11 */
ab@2316: 
ab@2316: /* IGP01E1000 Specific Port Control Register - R/W */
ab@2316: #define IGP01E1000_PSCR_TP_LOOPBACK            0x0010
ab@2316: #define IGP01E1000_PSCR_CORRECT_NC_SCMBLR      0x0200
ab@2316: #define IGP01E1000_PSCR_TEN_CRS_SELECT         0x0400
ab@2316: #define IGP01E1000_PSCR_FLIP_CHIP              0x0800
ab@2316: #define IGP01E1000_PSCR_AUTO_MDIX              0x1000
ab@2316: #define IGP01E1000_PSCR_FORCE_MDI_MDIX         0x2000	/* 0-MDI, 1-MDIX */
ab@2316: 
ab@2316: /* IGP01E1000 Specific Port Link Health Register */
ab@2316: #define IGP01E1000_PLHR_SS_DOWNGRADE           0x8000
ab@2316: #define IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR    0x4000
ab@2316: #define IGP01E1000_PLHR_MASTER_FAULT           0x2000
ab@2316: #define IGP01E1000_PLHR_MASTER_RESOLUTION      0x1000
ab@2316: #define IGP01E1000_PLHR_GIG_REM_RCVR_NOK       0x0800	/* LH */
ab@2316: #define IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW   0x0400	/* LH */
ab@2316: #define IGP01E1000_PLHR_DATA_ERR_1             0x0200	/* LH */
ab@2316: #define IGP01E1000_PLHR_DATA_ERR_0             0x0100
ab@2316: #define IGP01E1000_PLHR_AUTONEG_FAULT          0x0040
ab@2316: #define IGP01E1000_PLHR_AUTONEG_ACTIVE         0x0010
ab@2316: #define IGP01E1000_PLHR_VALID_CHANNEL_D        0x0008
ab@2316: #define IGP01E1000_PLHR_VALID_CHANNEL_C        0x0004
ab@2316: #define IGP01E1000_PLHR_VALID_CHANNEL_B        0x0002
ab@2316: #define IGP01E1000_PLHR_VALID_CHANNEL_A        0x0001
ab@2316: 
ab@2316: /* IGP01E1000 Channel Quality Register */
ab@2316: #define IGP01E1000_MSE_CHANNEL_D        0x000F
ab@2316: #define IGP01E1000_MSE_CHANNEL_C        0x00F0
ab@2316: #define IGP01E1000_MSE_CHANNEL_B        0x0F00
ab@2316: #define IGP01E1000_MSE_CHANNEL_A        0xF000
ab@2316: 
ab@2316: #define IGP02E1000_PM_SPD                         0x0001	/* Smart Power Down */
ab@2316: #define IGP02E1000_PM_D3_LPLU                     0x0004	/* Enable LPLU in non-D0a modes */
ab@2316: #define IGP02E1000_PM_D0_LPLU                     0x0002	/* Enable LPLU in D0a mode */
ab@2316: 
ab@2316: /* IGP01E1000 DSP reset macros */
ab@2316: #define DSP_RESET_ENABLE     0x0
ab@2316: #define DSP_RESET_DISABLE    0x2
ab@2316: #define E1000_MAX_DSP_RESETS 10
ab@2316: 
ab@2316: /* IGP01E1000 & IGP02E1000 AGC Registers */
ab@2316: 
ab@2316: #define IGP01E1000_AGC_LENGTH_SHIFT 7	/* Coarse - 13:11, Fine - 10:7 */
ab@2316: #define IGP02E1000_AGC_LENGTH_SHIFT 9	/* Coarse - 15:13, Fine - 12:9 */
ab@2316: 
ab@2316: /* IGP02E1000 AGC Register Length 9-bit mask */
ab@2316: #define IGP02E1000_AGC_LENGTH_MASK  0x7F
ab@2316: 
ab@2316: /* 7 bits (3 Coarse + 4 Fine) --> 128 optional values */
ab@2316: #define IGP01E1000_AGC_LENGTH_TABLE_SIZE 128
ab@2316: #define IGP02E1000_AGC_LENGTH_TABLE_SIZE 113
ab@2316: 
ab@2316: /* The precision error of the cable length is +/- 10 meters */
ab@2316: #define IGP01E1000_AGC_RANGE    10
ab@2316: #define IGP02E1000_AGC_RANGE    15
ab@2316: 
ab@2316: /* IGP01E1000 PCS Initialization register */
ab@2316: /* bits 3:6 in the PCS registers stores the channels polarity */
ab@2316: #define IGP01E1000_PHY_POLARITY_MASK    0x0078
ab@2316: 
ab@2316: /* IGP01E1000 GMII FIFO Register */
ab@2316: #define IGP01E1000_GMII_FLEX_SPD               0x10	/* Enable flexible speed
ab@2316: 							 * on Link-Up */
ab@2316: #define IGP01E1000_GMII_SPD                    0x20	/* Enable SPD */
ab@2316: 
ab@2316: /* IGP01E1000 Analog Register */
ab@2316: #define IGP01E1000_ANALOG_SPARE_FUSE_STATUS       0x20D1
ab@2316: #define IGP01E1000_ANALOG_FUSE_STATUS             0x20D0
ab@2316: #define IGP01E1000_ANALOG_FUSE_CONTROL            0x20DC
ab@2316: #define IGP01E1000_ANALOG_FUSE_BYPASS             0x20DE
ab@2316: 
ab@2316: #define IGP01E1000_ANALOG_FUSE_POLY_MASK            0xF000
ab@2316: #define IGP01E1000_ANALOG_FUSE_FINE_MASK            0x0F80
ab@2316: #define IGP01E1000_ANALOG_FUSE_COARSE_MASK          0x0070
ab@2316: #define IGP01E1000_ANALOG_SPARE_FUSE_ENABLED        0x0100
ab@2316: #define IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL    0x0002
ab@2316: 
ab@2316: #define IGP01E1000_ANALOG_FUSE_COARSE_THRESH        0x0040
ab@2316: #define IGP01E1000_ANALOG_FUSE_COARSE_10            0x0010
ab@2316: #define IGP01E1000_ANALOG_FUSE_FINE_1               0x0080
ab@2316: #define IGP01E1000_ANALOG_FUSE_FINE_10              0x0500
ab@2316: 
ab@2316: /* Bit definitions for valid PHY IDs. */
ab@2316: /* I = Integrated
ab@2316:  * E = External
ab@2316:  */
ab@2316: #define M88_VENDOR         0x0141
ab@2316: #define M88E1000_E_PHY_ID  0x01410C50
ab@2316: #define M88E1000_I_PHY_ID  0x01410C30
ab@2316: #define M88E1011_I_PHY_ID  0x01410C20
ab@2316: #define IGP01E1000_I_PHY_ID  0x02A80380
ab@2316: #define M88E1000_12_PHY_ID M88E1000_E_PHY_ID
ab@2316: #define M88E1000_14_PHY_ID M88E1000_E_PHY_ID
ab@2316: #define M88E1011_I_REV_4   0x04
ab@2316: #define M88E1111_I_PHY_ID  0x01410CC0
ab@2316: #define L1LXT971A_PHY_ID   0x001378E0
ab@2316: 
ab@2316: /* Bits...
ab@2316:  * 15-5: page
ab@2316:  * 4-0: register offset
ab@2316:  */
ab@2316: #define PHY_PAGE_SHIFT        5
ab@2316: #define PHY_REG(page, reg)    \
ab@2316:         (((page) << PHY_PAGE_SHIFT) | ((reg) & MAX_PHY_REG_ADDRESS))
ab@2316: 
ab@2316: #define IGP3_PHY_PORT_CTRL           \
ab@2316:         PHY_REG(769, 17)	/* Port General Configuration */
ab@2316: #define IGP3_PHY_RATE_ADAPT_CTRL \
ab@2316:         PHY_REG(769, 25)	/* Rate Adapter Control Register */
ab@2316: 
ab@2316: #define IGP3_KMRN_FIFO_CTRL_STATS \
ab@2316:         PHY_REG(770, 16)	/* KMRN FIFO's control/status register */
ab@2316: #define IGP3_KMRN_POWER_MNG_CTRL \
ab@2316:         PHY_REG(770, 17)	/* KMRN Power Management Control Register */
ab@2316: #define IGP3_KMRN_INBAND_CTRL \
ab@2316:         PHY_REG(770, 18)	/* KMRN Inband Control Register */
ab@2316: #define IGP3_KMRN_DIAG \
ab@2316:         PHY_REG(770, 19)	/* KMRN Diagnostic register */
ab@2316: #define IGP3_KMRN_DIAG_PCS_LOCK_LOSS 0x0002	/* RX PCS is not synced */
ab@2316: #define IGP3_KMRN_ACK_TIMEOUT \
ab@2316:         PHY_REG(770, 20)	/* KMRN Acknowledge Timeouts register */
ab@2316: 
ab@2316: #define IGP3_VR_CTRL \
ab@2316:         PHY_REG(776, 18)	/* Voltage regulator control register */
ab@2316: #define IGP3_VR_CTRL_MODE_SHUT       0x0200	/* Enter powerdown, shutdown VRs */
ab@2316: #define IGP3_VR_CTRL_MODE_MASK       0x0300	/* Shutdown VR Mask */
ab@2316: 
ab@2316: #define IGP3_CAPABILITY \
ab@2316:         PHY_REG(776, 19)	/* IGP3 Capability Register */
ab@2316: 
ab@2316: /* Capabilities for SKU Control  */
ab@2316: #define IGP3_CAP_INITIATE_TEAM       0x0001	/* Able to initiate a team */
ab@2316: #define IGP3_CAP_WFM                 0x0002	/* Support WoL and PXE */
ab@2316: #define IGP3_CAP_ASF                 0x0004	/* Support ASF */
ab@2316: #define IGP3_CAP_LPLU                0x0008	/* Support Low Power Link Up */
ab@2316: #define IGP3_CAP_DC_AUTO_SPEED       0x0010	/* Support AC/DC Auto Link Speed */
ab@2316: #define IGP3_CAP_SPD                 0x0020	/* Support Smart Power Down */
ab@2316: #define IGP3_CAP_MULT_QUEUE          0x0040	/* Support 2 tx & 2 rx queues */
ab@2316: #define IGP3_CAP_RSS                 0x0080	/* Support RSS */
ab@2316: #define IGP3_CAP_8021PQ              0x0100	/* Support 802.1Q & 802.1p */
ab@2316: #define IGP3_CAP_AMT_CB              0x0200	/* Support active manageability and circuit breaker */
ab@2316: 
ab@2316: #define IGP3_PPC_JORDAN_EN           0x0001
ab@2316: #define IGP3_PPC_JORDAN_GIGA_SPEED   0x0002
ab@2316: 
ab@2316: #define IGP3_KMRN_PMC_EE_IDLE_LINK_DIS         0x0001
ab@2316: #define IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK   0x001E
ab@2316: #define IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA        0x0020
ab@2316: #define IGP3_KMRN_PMC_K0S_MODE1_EN_100         0x0040
ab@2316: 
ab@2316: #define IGP3E1000_PHY_MISC_CTRL                0x1B	/* Misc. Ctrl register */
ab@2316: #define IGP3_PHY_MISC_DUPLEX_MANUAL_SET        0x1000	/* Duplex Manual Set */
ab@2316: 
ab@2316: #define IGP3_KMRN_EXT_CTRL  PHY_REG(770, 18)
ab@2316: #define IGP3_KMRN_EC_DIS_INBAND    0x0080
ab@2316: 
ab@2316: #define IGP03E1000_E_PHY_ID  0x02A80390
ab@2316: #define IFE_E_PHY_ID         0x02A80330	/* 10/100 PHY */
ab@2316: #define IFE_PLUS_E_PHY_ID    0x02A80320
ab@2316: #define IFE_C_E_PHY_ID       0x02A80310
ab@2316: 
ab@2316: #define IFE_PHY_EXTENDED_STATUS_CONTROL   0x10	/* 100BaseTx Extended Status, Control and Address */
ab@2316: #define IFE_PHY_SPECIAL_CONTROL           0x11	/* 100BaseTx PHY special control register */
ab@2316: #define IFE_PHY_RCV_FALSE_CARRIER         0x13	/* 100BaseTx Receive False Carrier Counter */
ab@2316: #define IFE_PHY_RCV_DISCONNECT            0x14	/* 100BaseTx Receive Disconnect Counter */
ab@2316: #define IFE_PHY_RCV_ERROT_FRAME           0x15	/* 100BaseTx Receive Error Frame Counter */
ab@2316: #define IFE_PHY_RCV_SYMBOL_ERR            0x16	/* Receive Symbol Error Counter */
ab@2316: #define IFE_PHY_PREM_EOF_ERR              0x17	/* 100BaseTx Receive Premature End Of Frame Error Counter */
ab@2316: #define IFE_PHY_RCV_EOF_ERR               0x18	/* 10BaseT Receive End Of Frame Error Counter */
ab@2316: #define IFE_PHY_TX_JABBER_DETECT          0x19	/* 10BaseT Transmit Jabber Detect Counter */
ab@2316: #define IFE_PHY_EQUALIZER                 0x1A	/* PHY Equalizer Control and Status */
ab@2316: #define IFE_PHY_SPECIAL_CONTROL_LED       0x1B	/* PHY special control and LED configuration */
ab@2316: #define IFE_PHY_MDIX_CONTROL              0x1C	/* MDI/MDI-X Control register */
ab@2316: #define IFE_PHY_HWI_CONTROL               0x1D	/* Hardware Integrity Control (HWI) */
ab@2316: 
ab@2316: #define IFE_PESC_REDUCED_POWER_DOWN_DISABLE  0x2000	/* Default 1 = Disable auto reduced power down */
ab@2316: #define IFE_PESC_100BTX_POWER_DOWN           0x0400	/* Indicates the power state of 100BASE-TX */
ab@2316: #define IFE_PESC_10BTX_POWER_DOWN            0x0200	/* Indicates the power state of 10BASE-T */
ab@2316: #define IFE_PESC_POLARITY_REVERSED           0x0100	/* Indicates 10BASE-T polarity */
ab@2316: #define IFE_PESC_PHY_ADDR_MASK               0x007C	/* Bit 6:2 for sampled PHY address */
ab@2316: #define IFE_PESC_SPEED                       0x0002	/* Auto-negotiation speed result 1=100Mbs, 0=10Mbs */
ab@2316: #define IFE_PESC_DUPLEX                      0x0001	/* Auto-negotiation duplex result 1=Full, 0=Half */
ab@2316: #define IFE_PESC_POLARITY_REVERSED_SHIFT     8
ab@2316: 
ab@2316: #define IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN   0x0100	/* 1 = Dynamic Power Down disabled */
ab@2316: #define IFE_PSC_FORCE_POLARITY               0x0020	/* 1=Reversed Polarity, 0=Normal */
ab@2316: #define IFE_PSC_AUTO_POLARITY_DISABLE        0x0010	/* 1=Auto Polarity Disabled, 0=Enabled */
ab@2316: #define IFE_PSC_JABBER_FUNC_DISABLE          0x0001	/* 1=Jabber Disabled, 0=Normal Jabber Operation */
ab@2316: #define IFE_PSC_FORCE_POLARITY_SHIFT         5
ab@2316: #define IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT  4
ab@2316: 
ab@2316: #define IFE_PMC_AUTO_MDIX                    0x0080	/* 1=enable MDI/MDI-X feature, default 0=disabled */
ab@2316: #define IFE_PMC_FORCE_MDIX                   0x0040	/* 1=force MDIX-X, 0=force MDI */
ab@2316: #define IFE_PMC_MDIX_STATUS                  0x0020	/* 1=MDI-X, 0=MDI */
ab@2316: #define IFE_PMC_AUTO_MDIX_COMPLETE           0x0010	/* Resolution algorithm is completed */
ab@2316: #define IFE_PMC_MDIX_MODE_SHIFT              6
ab@2316: #define IFE_PHC_MDIX_RESET_ALL_MASK          0x0000	/* Disable auto MDI-X */
ab@2316: 
ab@2316: #define IFE_PHC_HWI_ENABLE                   0x8000	/* Enable the HWI feature */
ab@2316: #define IFE_PHC_ABILITY_CHECK                0x4000	/* 1= Test Passed, 0=failed */
ab@2316: #define IFE_PHC_TEST_EXEC                    0x2000	/* PHY launch test pulses on the wire */
ab@2316: #define IFE_PHC_HIGHZ                        0x0200	/* 1 = Open Circuit */
ab@2316: #define IFE_PHC_LOWZ                         0x0400	/* 1 = Short Circuit */
ab@2316: #define IFE_PHC_LOW_HIGH_Z_MASK              0x0600	/* Mask for indication type of problem on the line */
ab@2316: #define IFE_PHC_DISTANCE_MASK                0x01FF	/* Mask for distance to the cable problem, in 80cm granularity */
ab@2316: #define IFE_PHC_RESET_ALL_MASK               0x0000	/* Disable HWI */
ab@2316: #define IFE_PSCL_PROBE_MODE                  0x0020	/* LED Probe mode */
ab@2316: #define IFE_PSCL_PROBE_LEDS_OFF              0x0006	/* Force LEDs 0 and 2 off */
ab@2316: #define IFE_PSCL_PROBE_LEDS_ON               0x0007	/* Force LEDs 0 and 2 on */
ab@2316: 
ab@2316: #define ICH_FLASH_COMMAND_TIMEOUT            5000	/* 5000 uSecs - adjusted */
ab@2316: #define ICH_FLASH_ERASE_TIMEOUT              3000000	/* Up to 3 seconds - worst case */
ab@2316: #define ICH_FLASH_CYCLE_REPEAT_COUNT         10	/* 10 cycles */
ab@2316: #define ICH_FLASH_SEG_SIZE_256               256
ab@2316: #define ICH_FLASH_SEG_SIZE_4K                4096
ab@2316: #define ICH_FLASH_SEG_SIZE_64K               65536
ab@2316: 
ab@2316: #define ICH_CYCLE_READ                       0x0
ab@2316: #define ICH_CYCLE_RESERVED                   0x1
ab@2316: #define ICH_CYCLE_WRITE                      0x2
ab@2316: #define ICH_CYCLE_ERASE                      0x3
ab@2316: 
ab@2316: #define ICH_FLASH_GFPREG   0x0000
ab@2316: #define ICH_FLASH_HSFSTS   0x0004
ab@2316: #define ICH_FLASH_HSFCTL   0x0006
ab@2316: #define ICH_FLASH_FADDR    0x0008
ab@2316: #define ICH_FLASH_FDATA0   0x0010
ab@2316: #define ICH_FLASH_FRACC    0x0050
ab@2316: #define ICH_FLASH_FREG0    0x0054
ab@2316: #define ICH_FLASH_FREG1    0x0058
ab@2316: #define ICH_FLASH_FREG2    0x005C
ab@2316: #define ICH_FLASH_FREG3    0x0060
ab@2316: #define ICH_FLASH_FPR0     0x0074
ab@2316: #define ICH_FLASH_FPR1     0x0078
ab@2316: #define ICH_FLASH_SSFSTS   0x0090
ab@2316: #define ICH_FLASH_SSFCTL   0x0092
ab@2316: #define ICH_FLASH_PREOP    0x0094
ab@2316: #define ICH_FLASH_OPTYPE   0x0096
ab@2316: #define ICH_FLASH_OPMENU   0x0098
ab@2316: 
ab@2316: #define ICH_FLASH_REG_MAPSIZE      0x00A0
ab@2316: #define ICH_FLASH_SECTOR_SIZE      4096
ab@2316: #define ICH_GFPREG_BASE_MASK       0x1FFF
ab@2316: #define ICH_FLASH_LINEAR_ADDR_MASK 0x00FFFFFF
ab@2316: 
ab@2316: /* Miscellaneous PHY bit definitions. */
ab@2316: #define PHY_PREAMBLE        0xFFFFFFFF
ab@2316: #define PHY_SOF             0x01
ab@2316: #define PHY_OP_READ         0x02
ab@2316: #define PHY_OP_WRITE        0x01
ab@2316: #define PHY_TURNAROUND      0x02
ab@2316: #define PHY_PREAMBLE_SIZE   32
ab@2316: #define MII_CR_SPEED_1000   0x0040
ab@2316: #define MII_CR_SPEED_100    0x2000
ab@2316: #define MII_CR_SPEED_10     0x0000
ab@2316: #define E1000_PHY_ADDRESS   0x01
ab@2316: #define PHY_AUTO_NEG_TIME   45	/* 4.5 Seconds */
ab@2316: #define PHY_FORCE_TIME      20	/* 2.0 Seconds */
ab@2316: #define PHY_REVISION_MASK   0xFFFFFFF0
ab@2316: #define DEVICE_SPEED_MASK   0x00000300	/* Device Ctrl Reg Speed Mask */
ab@2316: #define REG4_SPEED_MASK     0x01E0
ab@2316: #define REG9_SPEED_MASK     0x0300
ab@2316: #define ADVERTISE_10_HALF   0x0001
ab@2316: #define ADVERTISE_10_FULL   0x0002
ab@2316: #define ADVERTISE_100_HALF  0x0004
ab@2316: #define ADVERTISE_100_FULL  0x0008
ab@2316: #define ADVERTISE_1000_HALF 0x0010
ab@2316: #define ADVERTISE_1000_FULL 0x0020
ab@2316: #define AUTONEG_ADVERTISE_SPEED_DEFAULT 0x002F	/* Everything but 1000-Half */
ab@2316: #define AUTONEG_ADVERTISE_10_100_ALL    0x000F	/* All 10/100 speeds */
ab@2316: #define AUTONEG_ADVERTISE_10_ALL        0x0003	/* 10Mbps Full & Half speeds */
ab@2316: 
ab@2316: #endif /* _E1000_HW_H_ */