Florian Pose <fp@igh-essen.com> [Wed, 29 Apr 2009 14:03:01 +0000] rev 1424
Modeline for vim > 7.0.
Florian Pose <fp@igh-essen.com> [Wed, 29 Apr 2009 13:15:56 +0000] rev 1423
Updated command doc.
Florian Pose <fp@igh-essen.com> [Wed, 29 Apr 2009 13:06:38 +0000] rev 1422
Added 'ethercat graph' command.
Florian Pose <fp@igh-essen.com> [Wed, 29 Apr 2009 09:43:04 +0000] rev 1421
Bus topology calculation.
Florian Pose <fp@igh-essen.com> [Mon, 27 Apr 2009 15:20:14 +0000] rev 1420
Measure port receive times.
Florian Pose <fp@igh-essen.com> [Mon, 27 Apr 2009 11:38:03 +0000] rev 1419
Determine type of DC implementation (full or delay meas. only); update scan FSM graph.
Florian Pose <fp@igh-essen.com> [Fri, 24 Apr 2009 13:43:51 +0000] rev 1418
TODO.
Florian Pose <fp@igh-essen.com> [Fri, 24 Apr 2009 10:24:53 +0000] rev 1417
Replaced timeval by 64-bit EtherCAT time.
Florian Pose <fp@igh-essen.com> [Fri, 24 Apr 2009 09:51:11 +0000] rev 1416
Added missing doc.
Florian Pose <fp@igh-essen.com> [Fri, 24 Apr 2009 08:39:20 +0000] rev 1415
Output reference clock and application time in 'ethercat Master'.